> Markdown version of [/jobs/ext/3363562-rtl-design-engineer](https://www.wearedevelopers.com/jobs/ext/3363562-rtl-design-engineer). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md). --- # RTL design engineer - **Company:** Advanced Micro Devices, Inc. - **Location:** United States - **Contract:** Permanent contract - **Skills:** Artificial Intelligence, Computer Engineering, Microarchitecture, CPU Design, Verilog, Scripting, Information Technology, Physical Design - **Published:** September 16, 2026 - **Apply:** https://www.dice.com/job-detail/ebbbf89c-66bd-4af2-97ef-abb24b66cae7 ## About the Role The candidate has successful experience delivering aggressive goals on aggressive schedules. As a clocking and system management microarchitecture and RTL expert, it is important for the candidate to enjoy engaging with many different teams covering a breadth of technical areas. We are pushing the envelope on chip performance, power, and area, so the status quo must be challenged on every program. This environment requires creativity, innovation, and excellent verbal and written communication skills. The candidate has strong analytical thinking and problem-solving skills and enjoys using those skills to accomplish goals that many might not think possible. Our team delivers critical designs for multiple AMD products and is growing in both capability and size, so the candidate must have the ability and desire to guide and develop people., * Successful track record delivering high-performance CPU product architecture and implementation, including clocks, power management, reset, clock-domain crossing, and voltage-domain management. * Experience with system management, voltage management and distribution, and clock control architecture, implementation, and tapeout closure. * Experience with SoC development, either directly or through IP delivery, and collaboration across multidisciplinary engineering teams. * Strong background in Digital RTL Design, Verilog HDL, and scripting. Academic Credentials: * Bachelor's or Master's degree in Computer Engineering, Electrical Engineering, or Computer Science, plus experience in RTL design and microarchitecture development for processors or complex IPs. ## Description AMD's Core Complex Cache Hierarchy team builds the complexes that connect our compute (execution) cores - each complex combining multiple cores and their L2 caches together with a coherency fabric, optimized for the highest performance and power efficiency in the industry. Within this team, we're looking for an experienced RTL design engineer to serve as our Chip Pervasive Logic expert - owning the power management, clocking, and reset microarchitecture and RTL for these Core Complex designs. The candidate will be a key contributor to AMD's next-generation cores and Core Complexes., * Collaborate with Architecture, Physical Design, Verification, and Design-for-Test teams to design, document, implement, verify, and deliver high-performance Power, Clocking, Reset, and Control Fabric RTL optimized for timing, testability, manufacturability, and physical implementation. * Work across global IP and SoC teams to solve complex architectural interactions and drive successful product execution. * Improve CPU design quality, performance, power, and area through innovation, simplification of design complexity, and enhanced cross-functional technical collaboration. * Solve complex design and tool challenges using innovative approaches and communicate solutions through technical presentations to peers and management. * Guide, mentor, and develop engineers across the organization., AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD's "Responsible AI Policy" is available here. ## Related Videos - [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips) - [Scoring 2000 Products per Request: Performance Pitfalls in Golang](https://www.wearedevelopers.com/videos/2073-scoring-2000-products-per-request-performance-pitfalls-in-golang) - [JavaScript? No. Java Scripts! - Scripting with Java](https://www.wearedevelopers.com/videos/2094-javascript-no-java-scripts-scripting-with-java) - [Unleashing the Full Potential of the Arm Architecture – Write Once, Deploy Anywhere](https://www.wearedevelopers.com/videos/940-unleashing-the-full-potential-of-the-arm-architecture-write-once-deploy-anywhere) - [The Billion Dollar Machine: First Time Right.](https://www.wearedevelopers.com/videos/393-the-billion-dollar-machine-first-time-right) - [The Agent Interface Layer: Protocols, Tools and Trust Boundaries](https://www.wearedevelopers.com/videos/100132-the-agent-interface-layer-protocols-tools-and-trust-boundaries) ## Related Articles - [Résumé-Driven Development: How IT trends affect the job market for software developers](https://www.wearedevelopers.com/magazine/59-resume-driven-development-how-it-trends-affect-the-job-market-for-software-developers) - [From developer to manager – what does it take to become an engineering manager?](https://www.wearedevelopers.com/magazine/42-from-developer-to-manager-what-does-it-take-to-become-an-engineering-manager) - [Dev Digest 121 - AI goes offline](https://www.wearedevelopers.com/magazine/456-dev-digest-121-ai-goes-offline) - [Is Software Engineering Over-Saturated?](https://www.wearedevelopers.com/magazine/418-is-software-engineering-over-saturated) - [How to Write a CV and Interview if You Don't Fully Qualify For The Job](https://www.wearedevelopers.com/magazine/183-how-to-write-a-cv-and-interview-if-you-don-t-fully-qualify-for-the-job) - [AI Eats the Verifiable First](https://www.wearedevelopers.com/magazine/765-ai-eats-the-verifiable-first)