> Markdown version of [/jobs/ext/3401628-emulation-performance-debug-engineer](https://www.wearedevelopers.com/jobs/ext/3401628-emulation-performance-debug-engineer). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# Emulation Performance/Debug Engineer

- **Company:** Qualcomm
- **Location:** San Diego, CA, United States (Remote available)
- **Salary:** $121,800.0 - $182,600.0
- **Contract:** Permanent contract
- **Skills:** C (Programming Language), Modems, Software Debugging, Digital Electronics, Emulators, Field-Programmable Gate Array (FPGA), Joint Test Action (IEEE Standards), Python (Programming Language), Kernel Debuggers, SystemVerilog, Tcl (Programming Language), Verilog, Scripting, Application Specific Integrated Circuits, Peripherals, Physical Design
- **Published:** September 9, 2026
- **Apply:** https://www.indeed.com/viewjob?jk=b8f7a0d679fc4cab

## About the Role

* Emulation Platforms (FPGA Prototyping, Veloce, Palladium), Emulation tools (Synthesis, Place and Route, Constraints, Clocking, Timing Closure), System Debug (Waveform generation and Content Debug support)
 * SoC Functionality (CPU/DSP Core, Multimedia, IO, Peripherals, DDR, Modem, Bus Protocols)

Preferred Requirements :

 * 5+ years of experience working in emulation and silicon environments. Candidates are expected to have experience in:
 * Design, development, and deployment of uniform global methodologies for emulation build generation and debug across FPGA based emulation platforms of various configurations
 * Cross-site collaboration, vendor engagements, and executive communication
 * Pre-silicon prototyping for new SoC designs, including pre-silicon enablement and bring-up
 * Bring-up of new FPGA emulation/prototyping hardware and software
 * Debugging low level software and hardware issues
 * Debug tools including JTAG and kernel debuggers
 * Validation and debug of digital circuits
 * CPU and SoC architectures, with solid understanding of SoC building blocks (interconnects, power management, PMIC, NoC, peripherals)
 * Basic understanding of power and performance
 * Expertise in Verilog / SystemVerilog
 * Experience with C programming
 * Scripting: Proficient in Python, TCL
 * FPGA Expertise: Xilinx/Intel FPGAs, Tools, and timing closure techniques, * Bachelor's degree in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience., Master's degree in Science, Engineering, or related field and 1+ year of ASIC design, verification, validation, integration, or related work experience.
OR
PhD in Science, Engineering, or related field.