> Markdown version of [/jobs/ext/3532028-micro-architect-logic-designer](https://www.wearedevelopers.com/jobs/ext/3532028-micro-architect-logic-designer). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# Micro-Architect/Logic Designer

- **Company:** NSM SERVICES, INC.
- **Location:** San Jose, CA, United States
- **Experience:** Experienced
- **Salary:** $151,000.0
- **Contract:** Permanent contract
- **Skills:** Computer Engineering, Software Debugging, Logic Synthesis of Circuits, Network Topologies, Static Timing Analysis, Verilog, Network Switches, Application Specific Integrated Circuits, Caching, Information Technology
- **Published:** September 30, 2026
- **Apply:** https://www.thejobnetwork.com/job/fab91be3-509c-4732-9898-2196ded94682/microarchitectlogic-designer-coherent-interconnect

## About the Role

* 6+ years of experience with a Bachelor's degree in Computer Science/Computer Engineering/relevant technical field, or 4+ years of experience with a Master's degree, or 2+ years of experience with a PhD
\n

 * Strong background owning and driving the RTL design of various sub-blocks of the coherent interconnect or memory controller or LLC for the high performance digital designs
\n

 * Demonstrated successful architectural through RTL design experience on high performance digital designs
\n

 * Verilog expertise is required as is a deep understanding of ASIC design flow including RTL design, verification, logic synthesis, prototyping, DFT, timing analysis, floor-planning, ECO, bring-up & lab debug.
\n

 * Knowledge of system caches and directory snoop filter protocols.
\n

 * Familiarity with different on-chip network topologies: mesh, ring, crossbar.
\n

 * Experience in leading and mentoring a team of engineers.
\n

 * Knowledge of in Arm AMBA5 CHI, AMBA4 ACE or AXI coherent interconnect and bus protocols
\n

 * Knowledge of memory subsystem design including coherent cache design.
\n

 * Strong communication and interpersonal skills are required along with the ability to work in a dynamic, global team.
\n