> Markdown version of [/jobs/ext/3552756-director-superconducting-technology-architect](https://www.wearedevelopers.com/jobs/ext/3552756-director-superconducting-technology-architect). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# Director Superconducting Technology Architect

- **Company:** GF U.S. Inc.
- **Location:** Malta, NY, United States
- **Salary:** $166,500.0 - $290,000.0
- **Contract:** Permanent contract
- **Skills:** Agile Methodology, Boolean Algebra, Digital Electronics, Software Requirements Analysis, Statistical Process Control (SPC), Systems Integration, Web Platforms, Network Switches, Information Technology
- **Published:** October 2, 2026
- **Apply:** https://globalfoundries.wd1.myworkdayjobs.com/External/job/USA---New-York---Malta/Director-Superconducting-Technology-Architect_JR-2605761

## About the Role

· Education: MS or PhD in Physics, Electrical Engineering, Applied Physics, Materials Science, or a related discipline.

· Years of Experience: 15+ years in semiconductor technology, superconducting electronics, quantum hardware, or advanced process integration, including leadership of complex technology programs.

· Deep expertise in Josephson-junction devices, superconducting qubits and/or digital logic, cryogenic operation, RF/microwave circuits, materials and interface loss, and device-to-system tradeoffs.

· Demonstrated success translating architectures into foundry processes and transferring technologies from research into fabrication, qualification, or manufacturing, with ownership of quality, schedule, budget, and customer deliverables.

· Proven ability to lead multidisciplinary engineering and program organizations and strategic collaborations across customers, research organizations, suppliers, startups, and matrixed internal functions.

· Percentage of travel: 20%.

Preferred Qualifications

· PhD with industrial experience in superconducting qubits, superconducting digital electronics, Josephson-junction fabrication, or cryogenic system integration.

· Experience with transmon-class qubits, microwave resonators, control/readout, parametric amplifiers, decoherence mechanisms, and cryogenic measurement.

· Experience with SFQ-family circuit design, simulation, layout, timing, and 3D electromagnetic modeling; familiarity with RQL is beneficial.

· Knowledge of superconducting materials and junction processes, multi-chip modules, thermal or superconducting TSVs, flip-chip interconnect, heterogeneous integration, cryo-CMOS, cryocoolers, wafer-scale integration, and cryogenic packaging.

· Experience with proposal development, technical basis-of-estimate, integrated schedules, Agile execution, manufacturing systems, SPC, control plans, and customer or executive program reviews.

## Description

The Superconducting Technology Architect leads the definition, development, and delivery of superconducting quantum and digital technologies and associated customer programs. The position integrates device, process, design, test, packaging, foundry operations, and program execution; guides internal and external R&D; and serves as a senior technical and customer-facing authority for GF leadership and partners.

Essential Responsibilities

· Develop and influence long-term roadmaps for superconducting qubits, SFQ-family digital logic, cryogenic control and readout, parametric amplifiers, interconnect, and packaging.

· Translate customer and system requirements into materials, process flows, device structures, design rules, PDK content, test vehicles, and acceptance criteria.

· Shape manufacturable qubit technologies spanning Josephson junctions, resonators, couplers, readout, low-loss materials and interfaces, coherence, fidelity, variability, and yield.

· Define scalable digital platforms, including RSFQ, ERSFQ/eSFQ, RQL, and AQFP, addressing junction uniformity, timing, wiring, inductance, power, memory, thermal budgets, and cryogenic I/O.

· Lead process integration, experiments, simulations, tape-outs, cryogenic characterization, technology transfer, qualification, and new-product introduction across superconducting logic, qubits, cryo-CMOS, multi-chip modules, TSVs, flip-chip, and heterogeneous integration.

· Build and govern internal and external development programs with customers, universities, research organizations, government laboratories, suppliers, and startups, including technical scope, proposals and estimates, milestones, schedules, budgets, IP, and transition plans.

· Lead multidisciplinary engineering and program teams; recruit and mentor talent; drive quality, schedule, budget, and customer commitments; and communicate architecture choices, execution status, risks, and investment priorities to customers and GF executives.

· Drive foundry operational improvement through cycle-time reduction, SPC and control-plan maturity, manufacturing systems, process quality, program reviews, and schedule-risk reduction.

· Perform all activities in a safe and responsible manner and support all Environmental, Health, Safety & Security requirements and programs.