> Markdown version of [/jobs/ext/3553981-tpu-rtl-design-engineer-google-cloud](https://www.wearedevelopers.com/jobs/ext/3553981-tpu-rtl-design-engineer-google-cloud). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# TPU RTL Design Engineer, Google Cloud

- **Company:** Google LLC
- **Location:** Sunnyvale, CA, United States
- **Experience:** Experienced
- **Salary:** $138,000.0 - $197,000.0
- **Contract:** Permanent contract
- **Skills:** Data Analysis, Computer Engineering, Microarchitecture, Software Debugging, Electronic Design Automation, Perl (Programming Language), Python (Programming Language), CPU Design, SystemVerilog, Tcl (Programming Language), Google Cloud, Application Specific Integrated Circuits, Information Technology, Power Analysis (Cryptography), Physical Design
- **Published:** October 2, 2026
- **Apply:** https://dejobs.org/x/x/E5F74DAC9CE24E878853C7329FF50AD9/job/

## About the Role

Experience driving progress, solving problems, and mentoring more junior team members; deeper expertise and applied knowledge within relevant area., * Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.

 * 2 years of experience in ASIC RTL design, with a focus on clocking, reset, or timing-critical RTL development.
 * Experience in SystemVerilog for creating microarchitecture specifications and synthesizable RTL.
 * Experience using Python, Tcl, or Perl for automating design tasks and data analysis.
 * Experience with industry-standard EDA tools for simulation, synthesis, and power analysis., * Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
 * 5 years of experience with high-performance ASIC design in Phase-Locked Loop, Frequency-Locked Loop, and Delay-Locked Loop integration.
 * Experience implementing clock skipping, Dynamic Voltage and Frequency Scaling (DVFS), and fine-grained clock gating for low-power SoC optimization.
 * Knowledge of processor design or accelerators and of high-performance and low power design techniques.
 * Understanding of clock distribution challenges, including jitter, skew management, and duty-cycle distortion.
 * Proficiency in Python or Perl for automating design scripts and analyzing complex clock-tree data.

## Description

* Work independently to create and review clock control subsystem's design micro-architecture specifications.
 * Develop SystemVerilog RTL to implement logic for ASIC products according to established coding and quality guidelines.
 * Work with architecture and power teams to evaluate features and their impact.
 * Work with Design Validation (DV) teams to create test plans to verify and debug design RTL.
 * Work with physical design teams to ensure design meets physical requirements and timing closure.