> Markdown version of [/jobs/ext/3581087-asic-engineer-foundry-and-ip](https://www.wearedevelopers.com/jobs/ext/3581087-asic-engineer-foundry-and-ip). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md). --- # ASIC Engineer, Foundry and IP - **Company:** The Meta Game, Inc. - **Location:** Sunnyvale, CA, United States - **Experience:** Expert - **Salary:** $146,000.0 - $209,000.0 - **Contract:** Permanent contract - **Skills:** Artificial Intelligence, Data Analysis, Computer Engineering, Data Centers, Perl (Programming Language), Python (Programming Language), Cadence Virtuoso, Tcl (Programming Language), AI Infrastructure, Application Specific Integrated Circuits, Evaluation Pipelines, Information Technology, Physical Design - **Published:** October 4, 2026 - **Apply:** https://dejobs.org/x/x/D3838AD8FEFE4D69852279518D496DE7/job/ ## About the Role ASIC Engineer, Foundry and IP Responsibilities, 7. Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience 8. 6+ years of experience in a foundry team driving PPA analysis and engineering army benchmarking 9. Deep understanding of CMOS device physics, digital circuit design, and advanced node layout constraints 10. Proven track record of participating in test chip tapeouts. Hands-on experience in owning end to end design and sign-off of partitions on a test chip 11. Expert-level command of design environments like Cadence Virtuoso, HSPICE, Spectre 12. Working knowledge of synthesis, PnR, STA and PDV tools to converge a block on a test chip 13. High proficiency in scripting with Python, TCL, Perl, or SKILL to automate large-scale evaluation pipelines and data analysis, 14. MS or PhD in electrical engineering 15. 8+ years of experience driving PPA analysis, selection and optimization of foundational IPs - Standard cells and memory compilers in particular 16. Experience owning test chips as chip lead is preferred 17. Experience driving DTCO optimization with foundry partners and design teams on advanced logic technologies is preferred 18. Experience in bringing multiple sub-5nm, 3nm, or 2nm GAA (Gate-All-Around) complex test chips from initial architecture through to validation ## Description Meta is building custom silicon to power the next generation of AI infrastructure and immersive computing experiences. The Infrastructure Silicon team is responsible for designing and delivering high-performance, power-efficient ASICs that underpin Meta's data center and AI workloads. We are looking for individuals with experience in foundry technology benchmarking and PPA analysis, stdcell circuit design and characterization, memory compiler PPA optimization and test chip design and testing., 1. Analyze and benchmark foundry process offering with physical design teams to identify optimal technologies for product roadmaps 2. Drive early PPA evaluation of foundation IP drops by running preliminary PnR experiments to identify issues and opportunities for improvement 3. Architect, design, and characterize high-performance, low-power, and ultra-high-density standard cell libraries with foundry partners and Physical design teams 4. Run transistor-level simulations (SPICE), direct custom physical layouts, and manage automated library characterization flows 5. Evaluate, benchmark, and choose third-party memory compilers (SRAM, Register Files, ROM) based on rigorous PPA and trade-off metrics 6. Participate in physical implementation, and tape-out of silicon test chips targeted at proving out new foundation IP, custom structures ## Related Videos - [The Sustainability Race: AI's Promises, Pitfalls and Potential](https://www.wearedevelopers.com/videos/100155-the-sustainability-race-ai-s-promises-pitfalls-and-potential) - [Data Science in Retail](https://www.wearedevelopers.com/videos/586-data-science-in-retail) - [How to write a book with CSS](https://www.wearedevelopers.com/videos/172-how-to-write-a-book-with-css) - [The Billion Dollar Machine: First Time Right.](https://www.wearedevelopers.com/videos/393-the-billion-dollar-machine-first-time-right) - [Building the Nervous System of AI - Michael Kagan (NVIDIA)](https://www.wearedevelopers.com/videos/2133-building-the-nervous-system-of-ai-michael-kagan-nvidia) - [Who Do We Hire Now?](https://www.wearedevelopers.com/videos/100601-who-do-we-hire-now) ## Related Articles - [How to Become an AI Engineer](https://www.wearedevelopers.com/magazine/331-how-to-become-an-ai-engineer) - [How We Built a Worry-Free System That Runs for 10+ Years – And What We’d Do Again](https://www.wearedevelopers.com/magazine/751-how-we-built-a-worry-free-system-that-runs-for-10-years-and-what-we-d-do-again) - [The Best X (Twitter) Accounts for Developers](https://www.wearedevelopers.com/magazine/294-the-best-x-twitter-accounts-for-developers) - [Best US AI Conferences for CTOs in 2026: Build vs. Buy, Vendor Evaluation, and Peer Intelligence](https://www.wearedevelopers.com/magazine/736-best-us-ai-conferences-for-ctos-in-2026-build-vs-buy-vendor-evaluation-and-peer-intelligence) - [AI Eats the Verifiable First](https://www.wearedevelopers.com/magazine/765-ai-eats-the-verifiable-first) - [Highest Paying Tech Companies for Developers](https://www.wearedevelopers.com/magazine/220-highest-paying-tech-companies-for-developers)