> Markdown version of [/jobs/ext/3605144-sr-ai-driver-architect-neuromorphic-computing](https://www.wearedevelopers.com/jobs/ext/3605144-sr-ai-driver-architect-neuromorphic-computing). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md). --- # Sr AI Driver Architect - Neuromorphic Computing - **Company:** Intel Corporation - **Location:** Hillsboro, OR, United States - **Experience:** Expert - **Salary:** $201,580.0 - $284,580.0 - **Contract:** Permanent contract - **Skills:** Artificial Intelligence, C++ (Programming Language), Profiling, Nvidia CUDA, Computer Programming, Computer Engineering, Continuous Integration, Extract Transform Load (ETL), Software Debugging, Linux, Device Drivers, Firmware, Data Flow Control, Field-Programmable Gate Array (FPGA), Python (Programming Language), OpenCL, PCI Express, Real-Time Operating Systems, Regression Testing, Robotic Automation Software, Software Engineering, Software Systems, Software Technical Review, Graphics Processing Unit (GPU), Cloud Platform System, Parallel Computation, Agentic-AI, Information Technology, Production Code, Free and Open-Source Software, Hardware Acceleration, U-Boot - **Published:** October 7, 2026 - **Apply:** https://www.techcareers.com/job.asp?id=3423492210&tx=ZT1514TYZ&pt=1&aff=0B19D771-A501-4A5E-8338-2A822B784D54&utm_source=Job%20Feed&utm_medium=textkernel&utm_campaign=DE&utm_term=0B19D771-A501-4A5E-8338-2A822B784D54 ## About the Role * BSc, MSc, or PhD in Computer Science, Computer Engineering, Electrical Engineering, or a related technical field. * 5+ years of experience developing and shipping production device drivers and device firmware, or comparable low-level systems software, for accelerators, GPUs, or other complex hardware devices, including the interfaces between them. * 5+ years of experience leading the architecture and design of driver or firmware subsystems for complex hardware platforms, including defining technical direction and guiding implementation. * 5+ years of experience defining hardware/software interfaces together with hardware architects, and leading software bring-up from pre-silicon development on virtual platforms, simulators such as Simics, emulation, or FPGA, through post-silicon power-on, validation, and tuning. * 5+ years of experience designing driver or firmware subsystems for production readiness, covering security, reliability, recovery, and the tracing, telemetry, and diagnostics needed to debug across hardware, firmware, driver, operating system, and runtime boundaries and to support a product in the field. * 5+ years of experience mentoring engineers and leading delivery across cross-functional teams spanning hardware, firmware, systems software, and validation. * 10+ years of hands-on experience developing maintainable, production-grade systems software in C/C++, with proficiency in Python for tooling, automation, and validation, using disciplined engineering practices such as design and code reviews, profiling, benchmarking, regression testing, build/toolchain management, and CI/CD. * 1+ years of hands-on experience with agentic software engineering, routinely using AI agents to design, implement, test, and review production code., * Experience with Linux device driver development, embedded or real-time Linux, or RTOS-based firmware, including upstream contribution or formal driver qualification and certification for production platforms. * Experience integrating drivers and firmware with accelerator runtimes and programming models such as oneAPI Level Zero, OpenVINO, CUDA, SYCL, or OpenCL. * Experience with platform security, including secure boot, firmware signing and attestation, and firmware update and recovery flows. * Experience bringing up and scaling multi-chip accelerator systems, including device-to-device interconnects and both PCIe-attached and SoC-integrated form factors. * Experience with parallel computing paradigms or spatial, dataflow, event-driven, or other unconventional AI hardware accelerators. * Experience in HW/SW co-design, hardware simulator or emulation model development, or performance modeling. * Experience delivering embedded or edge accelerator platforms under real-time, reliability, or power constraints, including robotics software ecosystems such as ROS 2. * Prior contributions to open-source software projects. ## Description Join the team building Intel's product-grade neuromorphic AI execution stack targeting edge and robotic systems. In this role, you will architect and lead the development of the device drivers and firmware, working closely with hardware, runtime, and validation teams to deliver a robust and efficient foundation for devices attached to a host or running standalone. You will own this layer from pre-silicon definition through production release while remaining hands-on in architecture and implementation., * Define and drive the technical vision, architecture, and roadmap for Intel's neuromorphic driver and firmware stack, while contributing hands-on to critical design and implementation. * Architect, develop, and optimize the driver and firmware components that operate the device, covering command submission and execution control, memory mapping and data movement, interrupts, power management, and reset and recovery, whether the device is attached to a host or runs standalone. * Partner with hardware architects to define the hardware/software interface of future silicon and drive software bring-up from pre-silicon modeling and emulation through post-silicon power-on and tuning. * Own the production readiness of this layer, including security, reliability, diagnosability, and serviceability, along with the validation needed to release it and support it in the field. * Collaborate with runtime, compiler, application, and validation teams, as well as customers and external partners, to translate platform and workload requirements into robust software capabilities. * Provide technical leadership across the driver and firmware area by establishing engineering practices and mentoring engineers., This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change.