> Markdown version of [/jobs/ext/3606380-asic-validation-engineer-network-validation-characterization](https://www.wearedevelopers.com/jobs/ext/3606380-asic-validation-engineer-network-validation-characterization). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# ASIC Validation Engineer, Network Validation & Characterization

- **Company:** The Meta Game, Inc.
- **Location:** Sunnyvale, CA, United States
- **Experience:** Experienced
- **Salary:** $114,000.0 - $172,000.0
- **Contract:** Permanent contract
- **Skills:** Board Bringup, Computer Networks, Computer Engineering, Data Centers, Software Debugging, Network Interface Controllers, Firmware, Field-Programmable Gate Array (FPGA), InfiniBand, Python (Programming Language), Remote Direct Memory Access, Application Specific Integrated Circuits, Test Scripts, Backend, Information Technology, Bare Metal, Front End Software Development
- **Published:** October 7, 2026
- **Apply:** https://dejobs.org/x/x/F49734C4C6E04CE49DDB0BA744DC4126/job/

## About the Role

ASIC Validation Engineer, Network Validation & Characterization Responsibilities, 14. Currently has, or is in the process of obtaining a Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience. Degree must be completed prior to joining Meta

 15. 2+ years of relevant industry experience in ASIC validation, hardware bring-up, or a related silicon engineering discipline
 16. Hands-on lab experience with hardware bring-up, debug, and measurement
 17. Experience with test and measurement instrumentation in a lab environment
 18. Ability to read schematics and platform documentation
 19. Proficiency in Python for test development and automation
 20. Experience with pre-silicon (emulation/FPGA) or post-silicon validation, 21. Experience with both pre- and post-silicon validation
 22. Familiarity with firmware/BMC interfaces and telemetry collection
 23. MS in Electrical Engineering, Computer Engineering, Computer Science, or a related field
 24. Domain depth with front-end and/or back-end NICs
 25. RDMA (RoCE and/or InfiniBand)
 26. Linux networking internals and NIC drivers
 27. Exposure to PVT (Process / Voltage / Temperature) characterization
 28. Experience with custom silicon or data center hardware

## Description

Meta's Infra Silicon is to deliver scalable and reliable custom ASIC solutions to meet Meta data center needs. Ramping to production and solving data center scaling and deployment challenges requires a systems-based approach to silicon bring-up and validation.The team works on all aspects of silicon productization: early architecture and design inputs, pre-silicon validation on emulation platforms, first-silicon bring-up, and post-silicon characterization across process, voltage, and temperature corners. We write tests, build bare-metal environments and reusable frameworks that scale from pre-silicon platforms to large fleets of ASICs in the lab, and we build and maintain extensive lab automation to do it at volume and velocity., 1. Execute validation and PVT characterization test plans on emulation platforms and on silicon in the lab

 2. Bring up boards and systems and set up test environments and instrumentation
 3. Validate your domain's feature sets and report results against expected behavior
 4. Run and interpret domain measurements
 5. Write and maintain Python test scripts, automation, and analysis tooling
 6. contribute to the team's shared validation framework
 7. Triage and debug failures hands-on - narrow down whether an issue is silicon, firmware, driver, board, or test setup - and document findings clearly
 8. Use schematics and platform documentation to probe the right signals or nets and interpret results correctly
 9. Produce clean, reproducible characterization data and summaries for design, firmware, and manufacturing partners
 10. Support lab infrastructure: bench, rack, and power setup
 11. instrument calibration
 12. switch and traffic-generator configuration
 13. and keeping test environments running