> Markdown version of [/jobs/ext/3715996-senior-asic-fpga-verification-engineer-onsite-active-secret](https://www.wearedevelopers.com/jobs/ext/3715996-senior-asic-fpga-verification-engineer-onsite-active-secret). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# Senior ASIC/FPGA Verification Engineer (Onsite)- Active Secret

- **Company:** RTX
- **Location:** Fort Wayne, IN, United States
- **Experience:** Expert
- **Salary:** $86,800.0 - $165,200.0
- **Contract:** Permanent contract
- **Skills:** Code Coverage, Software Debugging, Ethernet, Formal Verification, Field-Programmable Gate Array (FPGA), Integrated Development Environments, Oracle Virtual Machine, PCI Express, Software Engineering, Subversion, SystemVerilog, Test Case, Verilog, VHSIC Hardware Description Language (VHDL), Vivado, Scripting, Application Specific Integrated Circuits, Git, Software Version Control
- **Published:** October 13, 2026
- **Apply:** https://globalhr.wd5.myworkdayjobs.com/REC_RTX_Ext_Gateway/job/US-IN-FT-WAYNE-150A--1010-Production-Rd--BLDG-150A/Senior-ASIC-FPGA-Verification-Engineer--Onsite---Active-Secret_01881712

## About the Role

Active and transferable U.S. government issued security clearance is required prior to start date. U.S. citizenship is required, as only U.S. citizens are eligible for a security clearance, * Typically requires a degree in Science, Technology, Engineering or Mathematics (STEM) and minimum 5 years prior relevant experience or an Advanced Degree in a related field and minimum 3 years of experience

 * Active and transferable U.S. government issued security clearance is required prior to start date
 * U.S. citizenship is required, as only U.S. citizens are eligible for a security clearance Demonstrated experience developing and simulating RTL designs using VHDL and/or Verilog in a professional FPGA or ASIC development environment.
 * Proven ability to design, implement, and execute verification testbenches for RTL blocks using VHDL and/or SystemVerilog.
 * Working knowledge of chip-level verification methodologies, including constrained-random testing, functional coverage, and assertion-based verification using SystemVerilog.
 * Proficiency with revision control concepts and tools (e.g., Git, Subversion), * Excellent communication and teamwork skills with the ability to work in a collaborative environment.
 * Experience with high-speed digital interfaces and protocols (e.g., DDR, PCIe, Ethernet)
 * Experience with ASIC/FPGA lab validation and debug using standard lab equipment
 * Proficiency with industry-standard ASIC/FPGA simulation and synthesis tools such as QuestaSim, Synplify, Quartus, or Vivado
 * Background in aerospace, defense, or mission-critical systems
 * Proficiency with Unix/Linux environments, scripting or software development

## Description

Collins Aerospace is seeking a highly skilled and innovative Senior ASIC/FPGA Verification Engineer to join our Applied Research and Technology (ART) Microelectronics Technology team. Your work will contribute to the development of cutting-edge defense solutions across Mission Systems, leveraging your expertise in chip-level verification methodologies of a wide variety of high-performance digital FPGAs & ASICs.

This candidate will be onsite based out of Fort Wayne, IN.

What You Will Do

 * Verification environment architecture and design using SystemVerilog with OVM/UVM
 * Creation of written test plans, testcases, code coverage tracking, and functional coverage tracking
 * Testbench development for the verification of RTL blocks using VHDL or SystemVerilog
 * Collaborate with design engineers in the integration and validation of ASIC/FPGA solutions
 * Provide technical guidance and mentorship to junior engineers
 * May provide technical leadership for project verification teams by breaking down work, planning activities, and reporting status
 * Contribute to engineering estimates for new program pursuits.