> Markdown version of [/jobs/ext/3737416-field-programmable-gate-array-fpga-engineer](https://www.wearedevelopers.com/jobs/ext/3737416-field-programmable-gate-array-fpga-engineer). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# Field Programmable Gate Array (FPGA) Engineer

- **Company:** UICGS and Bowhead Family of Companies
- **Location:** Dahlgren, VA, United States
- **Experience:** Experienced
- **Salary:** $110,000.0 - $130,000.0
- **Contract:** Permanent contract
- **Skills:** Systems Engineering, Boolean Algebra, C++ (Programming Language), Computer Programming, Computer Engineering, Software Debugging, Desktop Publishing, Digital Technology, Field-Programmable Gate Array (FPGA), Hardware Description Language, Hardware Design, Joint Test Action (IEEE Standards), Python (Programming Language), Performance Tuning, Signal Processing, Static Timing Analysis, SystemVerilog, Systems Integration, Verilog, VHSIC Hardware Description Language (VHDL), Vivado, High Performance Computing, Fpga Hardware, SC Clearance
- **Published:** October 14, 2026
- **Apply:** https://www.clearancejobs.com/jobs/9236958/field-programmable-gate-array-fpga-engineer

## About the Role

* Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field.
 * 3-7 years of experience in FPGA design and development.
 * Proficiency in HDL programming (VHDL, Verilog) and FPGA development tools (Vivado, Quartus, etc.).
 * Strong understanding of digital logic design, high-speed interfaces, and embedded systems.
 * Experience with hardware/software co-design and debugging tools (Oscilloscope, JTAG, Signal Analyzer).
 * Ability to work in a fast-paced environment and manage multiple projects effectively.

Preferred Qualifications:

 * Experience with Xilinx, Altera (Intel FPGA), or Lattice FPGA architectures.
 * Knowledge of C/C++, Python for FPGA development.
 * Understanding of high-performance computing, signal processing, and networking applications.
 * Familiarity with System Verilog, UVM methodology, or high-level synthesis (HLS).

Physical Demands:

 * Must be able to lift up to 50 pounds
 * Must be able to stand and walk for prolonged amounts of time
 * Must be able to twist, bend and squat periodically

SECURITY CLEARANCE REQUIREMENTS: Must be able obtain and maintain security clearance at the Secret level. An in-scope security clearance at the Secret level or higher is preferred. US Citizenship is a requirement for Secret clearance at this location.

## Description

Bowhead is seeking a FPGA Engineer to join our team that supports the Hypersonics Projectiles Division of the Naval Surface Warfare Center Dahlgren and contribute to the development of high-performance digital systems.

In this role, you will design, implement, and optimize FPGA-based solutions for complex hardware applications. You will work with VHDL, Verilog, and high-level synthesis tools, collaborating with cross-functional teams to ensure efficient and reliable hardware integration.

Responsibilities

 * Design and develop FPGA-based architectures for real-time and high-speed applications.
 * Implement and optimize VHDL/Verilog code for FPGA designs.
 * Conduct simulation, synthesis, and timing analysis to ensure performance optimization.
 * Perform debugging and validation of FPGA designs using industry-standard tools and methodologies.
 * Collaborate with hardware, software, and systems engineering teams to develop integrated solutions.
 * Develop and maintain FPGA testbenches for functional verification.
 * Contribute to system integration, testing, and troubleshooting of FPGA-based hardware.
 * Document design specifications, implementation details, and test results.

 * Other duties as assigned.