> Markdown version of [/jobs/ext/3743686-asic-soc-methodology-design-engineer-si-hardware](https://www.wearedevelopers.com/jobs/ext/3743686-asic-soc-methodology-design-engineer-si-hardware). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# ASIC SOC Methodology Design Engineer, SI Hardware

- **Company:** Tesla Motors
- **Location:** Austin, TX, United States
- **Experience:** Experienced
- **Contract:** Internship / Graduate position
- **Skills:** Computer Engineering, Software Debugging, Logic Synthesis of Circuits, Electronic Design Automation, Static Timing Analysis, Tcl (Programming Language), Scripting, Application Specific Integrated Circuits, Build Tools, Physical Design
- **Published:** October 15, 2026
- **Apply:** https://jobs.localjobnetwork.com/apply/add/86716402/1

## About the Role

* Degree in Electrical Engineering, Computer Engineering, or equivalent experience
 * 2+ years of industry experience (including internships) working with digital design EDA tools
 * Hands-on experience with one or more: Spyglass (CDC/lint/RDC), Conformal LEC, Formality, or equivalent
 * Understanding of clock domain crossings, reset synchronization, and synthesis fundamentals
 * Proficiencyin TCL and/or Python scripting
 * Familiarity with SDC constraint development
 * Elementary understanding ofDFx/DFT scan modes and their impact on CDC and constraints
 * Experience with both Synopsys and Cadence EDA tool ecosystems
 * Exposure to RTLfilelistmanagement and build systems at SOC scale
 * Experience with physical design flows (synthesis,PnR, timing analysis)

## Description

* Own RTLtoPD integration and Spyglass lint signoff flow, includingfilelistmethodology, violation triage, and waiver creation
 * Set up, run, andmaintainSpyglass CDC signoff flows, configureDFxmode, triage violations, develop waivers, and drive fixes with design teams
 * Define andmaintainRTLtoSDC timingconstraintmethodologyacross diverse IP blocks
 * Manage Spyglass RDC signoff flows, perform resetdomain analysis, triage violations, develop waivers, and introduce robust reset scenarios with verification teams
 * Lead Conformal LEC formal equivalence checking (RTLtoRTL, RTLtogate), debug failures, create constraints, and conduct signoff reviews
 * Automate and enhancemethodologyflows using TCL and Python scripting
 * Collaborate with RTL design, DFT, timing, and physical design groups to scale methodologies across the full SOC