> Markdown version of [/jobs/ext/3756690-sr-software-engineer-si-hardware-architecture-simulation](https://www.wearedevelopers.com/jobs/ext/3756690-sr-software-engineer-si-hardware-architecture-simulation). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# Sr. Software Engineer, SI Hardware Architecture Simulation

- **Company:** Tesla Motors
- **Location:** Palo Alto, CA, United States
- **Experience:** Expert
- **Salary:** $140,000.0
- **Contract:** Permanent contract
- **Skills:** Compilers, Software Debugging, Integrated Development Environments, Program Analysis, Hardware Testing, Information Technology
- **Published:** October 15, 2026
- **Apply:** https://jobs.localjobnetwork.com/apply/add/86355265/1

## About the Role

* Exceptional C++ programming ability and comfortable with assesmbly when the metal matters
 * Prior industry or research experience in compilers, program analysis,simulators,and/or hardware testing
 * Deep experience with compilers, program analysis, cycle-accurate or functional simulators, or hardware verification/testing
 * Evidence that you can take ownership of complex systems and drive them to production quality under real pressure
 * Degreein Engineering, Computer Science, or equivalent in experience and evidence of exceptional ability

## Description

Tesla's next-generation inference chips (SI6 and Dojo 3) are being designed to extract the maximum usable intelligence from every square millimeter of silicon. Your job is to make sure that silicon is correct, fast, and reliablebeforethe firstwafer evercomes back. You will create the pre-silicon development environment that lets the entire SI hardware and software stack move at the speed of first principles instead of the speed of foundry cycles.
What You'll Do

 * Own and evolve high-fidelity functional simulators for our custom SI accelerators - the tools that let architects and software teams explore the design space while the hardware is stillelectronson a screen
 * Build and harden the compiler and hardware-monitoring tooling that turns abstract models into production-grade silicon
 * Invent smarter analysis and bug-detection algorithms that catch the subtle, nasty failures that only appearatmassive scale and parallelism
 * Debug the full stack - compiler bugs, defective silicon behavior, microarchitectural corner cases - on systems that push the limits of what parallelcomputecan do
 * Sit at the intersection of hardware architecture and software, constantly feeding real insights back into the next generation ofchipsso they become more reliable, more efficient, and more powerful