> Markdown version of [/jobs/ext/3761951-senior-asic-dft-dv-engineer-hybrid](https://www.wearedevelopers.com/jobs/ext/3761951-senior-asic-dft-dv-engineer-hybrid). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# Senior ASIC DFT DV Engineer (Hybrid)

- **Company:** Cisco Systems, Inc.
- **Location:** Austin, TX, United States
- **Experience:** Expert
- **Salary:** $167,700.0 - $245,200.0
- **Contract:** Permanent contract
- **Skills:** Software Debugging, Perl (Programming Language), Joint Test Action (IEEE Standards), Python (Programming Language), System Testing, SystemVerilog, Tcl (Programming Language), Strategies of Testing, Application Specific Integrated Circuits
- **Published:** October 15, 2026
- **Apply:** https://dejobs.org/x/x/2B78927EEF9F48D197B6E65FFC6BB1F9/job/

## About the Role

* Bachelor's in Electrical Engineering or equivalent with at least 7+ years (or Master's with 4+ years) of experience.
 * Prior experience in test planning based on complex design specifications.
 * Prior experience in testbench development using System Verilog.
 * Experience debugging using DVE/Verdi.
 * Experience with TCL, Python or Perl.

Preferred Qualifications

 * UVM and advanced System Verilog knowledge.
 * Knowledge about JTAG protocol, scan architecture, MBIST and boundary scan.

## Description

* Responsible for thorough test planning and development of test benches to verify comprehensive Design-for-Test (DFT) architecture that supports ATE screening, in-system test, debug and diagnostics needs of the design
 * Collaborate with the design/design-verification and PD teams to enable the integration and validation of the test logic in all phases of the implementation and post silicon validation flows.
 * Work with the team on Innovative Hardware DFT & test strategy aspects for new silicon device models, bare die & stacked die, driving re-usable test and debug methodologies and standards.
 * The job requires the candidate to have the ability to craft solutions and debug efficiently.