> Markdown version of [/jobs/ext/3766060-digital-backend-design-engineer](https://www.wearedevelopers.com/jobs/ext/3766060-digital-backend-design-engineer). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# Digital Backend Design Engineer

- **Company:** Arago
- **Location:** Courbevoie, France
- **Experience:** Experienced
- **Contract:** Permanent contract
- **Skills:** Digital Arts, Electronic Design Automation, Static Timing Analysis, Tcl (Programming Language), Linux Virtual Server, Backend, Physical Verification
- **Published:** October 16, 2026
- **Apply:** https://startup.jobs/physical-design-engineer-arago-8292718

## About the Role

* Master's or PhD degree in Electrical/Electronic Engineering or a related field.
 * 4+ years experience in digital IC backend implementation.
 * Proficiency with backend EDA tools, particularly Cadence Innovus and Genus.
 * Strong understanding of place & route (P&R), static timing analysis (STA), DRC/LVS verification, IR drop, and electromigration (EM) analysis.
 * Experience with advanced technology nodes (22nm or below preferred).
 * Skilled in Tcl scripting for automation of backend flows.
 * Experience in hierarchical or full-chip implementation is preferred.
 * Language: English at a proficient level. French is a plus.

## Description

As a Digital Backend Design Engineer, you will be responsible for the physical implementation of digital designs from RTL to GDSII, leveraging cutting-edge EDA tools and methodologies. You will collaborate closely with RTL design, DFT, and packaging teams to achieve optimal performance, power, and area (PPA), while meeting stringent timing and yield targets., * Execute full-chip and block-level physical design tasks including floorplanning, placement, clock tree synthesis, routing, and physical verification.

 * Develop and optimize the digital backend flow.
 * Drive timing closure, power optimization, and physical verification (LVS/DRC/ERC).
 * Collaborate with front-end designers to address timing and logical/physical interface issues.
 * Support tapeout preparation and final signoff processes.