> Markdown version of [/jobs/ext/3772591-senior-quantum-hardware-design-engineer](https://www.wearedevelopers.com/jobs/ext/3772591-senior-quantum-hardware-design-engineer). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# Senior Quantum Hardware Design Engineer

- **Company:** IBM
- **Location:** Yorktown Heights, NY, United States
- **Experience:** Expert
- **Contract:** Permanent contract
- **Skills:** Adobe InDesign, Altium Designer, IBM System I, Code Reuse, Linux, Hardware Design, Integrated Development Environments, Python (Programming Language), OrCAD, Process Driven Development, Quantum Computing, Cadence Virtuoso, Schematic Capture, Software Engineering, Software Systems, System on a Chip, Application Specific Integrated Circuits, Hfss, Git, Hardware Infrastructure, Ansys, Software Version Control
- **Published:** October 16, 2026
- **Apply:** https://www.techcareers.com/job.asp?id=3451613003&tx=KL5757FFI&pt=1&aff=0B19D771-A501-4A5E-8338-2A822B784D54&utm_source=Job%20Feed&utm_medium=textkernel&utm_campaign=DE&utm_term=0B19D771-A501-4A5E-8338-2A822B784D54

## About the Role

The successful candidate will be expected to grow rapidly into ownership of key design flow steps, including methodology ownership, and be comfortable managing cross-team interactions spanning physics, hardware and software engineering, fabrication, and test. Strong communication skills, initiative, and a track record of ownership are key requirements.

Applicants are expected to have experience with relevant hardware development tools such as Keysight PathWave ADS, Ansys Electronics Desktop/HFSS, Cadence Virtuoso/Spectre, Synopsys Custom Compiler/PrimeSim, Cadence Allegro etc.. They are also expected to have low-level experience with Linux-based software infrastructure and basic system administration concepts.

Candidates with direct, hands-on experience participating in complex tapeouts or chip-design-adjacent activities (high-performance packaging design/analysis, complex test/characterization, design methodology development etc.) are highly preferred. Familiarity with IC fabrication tools, quantum device design and/or quantum computing engineering is a bonus, but NOT required., * RF/microwave/IC design tooling (e.g, Cadence Virtuoso/Innovus, Synopsys Custom Compiler/Fusion Compiler/IC Compiler II/Design Computer, Keysight PathWave ADS) or PCB design (Cadence Allegro, Siemens Xpedition, Altium Designer etc.)

 * Microwave engineering
 * Experience with electromagnetic simulations
 * Schematic-driven mask layout experience (e.g, in Cadence Virtuoso, Synopsys Custom Compiler, Keysight PathWave ADS)
 * Linux/Unix fluency: use as primary development environment, tool setup, and troubleshooting
 * Version control (e.g., Git) and standard development tooling
 * Python proficiency, other languages a plus
 * Ability to write maintainable, documented, reusable code in a collaborative setting

Preferred technical and professional experience

Preferred skills

 * Experience with any quantum computing hardware
 * Quantum physics
 * Tapeout/tapeout-adjacent experience in deep submicron CMOS or III-V technologies
 * CMOS EDA fluency
 * RFIC design
 * System-on-chip/ASIC design experience
 * Technical project leadership experience

## Description

The successful candidate will join IBM's quantum processor unit (QPU) design team, contributing directly both to processor designs (consisting of networks of interconnected/coupled qubits with the full infrastructure for control/readout) and testsite designs in support of innovation breakthroughs for QPU technologies. The role includes deep involvement at all levels of design tapeouts using both industry-standard and custom design tools, as well as methodology research and development for QPU and quantum hardware design., * Participation in design releases for QPUs and related testsites

 * Connectivity/schematic capture for quantum hardware releases
 * Participation in layout construction and/or chip finishing for quantum hardware releases
 * EM simulation and model development for quantum hardware components and full designs
 * Methodology development, focusing on quantum-specific microwave design flows