> Markdown version of [/jobs/ext/3877320-fpga-engineer](https://www.wearedevelopers.com/jobs/ext/3877320-fpga-engineer). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# FPGA Engineer

- **Company:** Bewirb Dich Jetzt!
- **Location:** Wien, Austria
- **Experience:** Experienced
- **Contract:** Permanent contract
- **Skills:** Board Bringup, Adobe InDesign, Computer Vision, Software Code Optimization, Computer Engineering, Software Debugging, Field-Programmable Gate Array (FPGA), Python (Programming Language), Signal Processing, Systems Architecture, System Testing, SystemVerilog, Systems Integration, Tcl (Programming Language), Toolchain, Verilog, VHSIC Hardware Description Language (VHDL), Video Editing, Scripting, Serial Peripheral Interface, Real Time Systems, Application Specific Integrated Circuits, Hardware Debugging
- **Published:** October 23, 2026
- **Apply:** https://www.studentjob.at/stellenangebote/8781423-fpga-engineer

## About the Role

* Degree in Electrical Engineering, Computer Engineering, or equivalent discipline
 * Minimum 3 years of experience in FPGA design and verification
 * Proficient in System Verilog or Verilog; VHDL considered
 * Experience with at least one major FPGA platform (Xilinx or Intel/Altera) and related toolchains
 * Experience with modular RTL architecture and FPGA system-level design
 * Solid understanding of timing constraints, synthesis, and hardware debugging
 * Competence in C for hardware bring-up; scripting knowledge in Python or Tcl
 * Fluent in English (German is a plus)

Preferred Experience

 * Exposure to image or video signal processing in real-time systems
 * Experience in ASIC prototyping workflows
 * Familiarity with interfacing standards (AXI, I2C, SPI, MIPI)
 * Prior work in cross-functional hardware/software teams

## Description

FPGA Architecture and Development

 * Convert computer vision and image signal processing algorithms into efficient FPGA implementations using System Verilog and vendor-specific toolchains
 * Define and document RTL and system-level interface requirements
 * Build and maintain vendor-neutral RTL designs suitable for ASIC prototyping
 * Ensure timing closure and optimization across FPGA modules

Collaboration and Integration

 * Interface with cross-functional teams (hardware, optics, software) to support system-level integration
 * Communicate technical details with external partners and component suppliers
 * Participate in design reviews, code validation, and documentation efforts

System Testing and Verification

 * Develop test benches and verification strategies for FPGA modules
 * Support bring-up of real-time video processing pipelines on prototype systems
 * Debug and optimize systems using simulation, logic analysis, and embedded diagnostics