> Markdown version of [/jobs/ext/3948511-senior-software-engineer-risc-v-instruction-set-simulator-simulator-engineer](https://www.wearedevelopers.com/jobs/ext/3948511-senior-software-engineer-risc-v-instruction-set-simulator-simulator-engineer). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md). --- # Senior Software Engineer - RISC-V Instruction Set Simulator (Simulator Engineer) - **Company:** Qualcomm - **Location:** Cupertino, CA, United States (Remote available) - **Experience:** Expert - **Salary:** $167,100 - $250,700 - **Contract:** Permanent contract - **Skills:** Systems Engineering, ARM Architecture, Unit Testing, C++ (Programming Language), Compilers, Computer Engineering, Software Debugging, Linux, Programming Tools, Emulators, Firmware, Hardware Description Language, Python (Programming Language), Quick EMUlator (QEMU), Reduced Instruction Set Computing, Software Engineering, System Programming, Virtual Memory, Information Technology, Bare Metal - **Published:** October 27, 2026 - **Apply:** https://www.careerbuilder.com/job-details/senior-software-engineer-risc-v-instruction-set-simulator-simulator-engineer-cupertino-ca--44e7532e-5fbb-41ab-82e1-2a5de8ce6996 ## About the Role Software Engineering, RISC Processors, Debugging Skills, Computer Firmware, Simulation, RISC Processors, Verification Engineering, Computer Architecture, Benchmarking, Linux Operating System, * Solid C++ skills and comfort reading unfamiliar codebases. * Comfortable with basic processor architecture, including pipelines, memory, privilege levels, and interrupts. * Strong attention to detail; this work is spec-driven and correctness matters. * Willingness to read a specification document and turn it into tested code. * Some exposure to low-level or systems programming, such as embedded systems, operating systems, compilers, or hardware description. Nice to Have * Experience with RISC-V, x86, or ARM architecture. * Familiarity with simulators or emulators such as QEMU, Spike, gem5, or similar tools. * Experience with GDB, ELF binaries, or bare-metal bring-up. * Background in hardware verification or RTL co-simulation. * Knowledge of Linux internals. * Python 3+ experience. Minimum Qualifications: * Bachelor''s degree in Electrical Engineering, Computer Engineering, Computer Science, or related field and 4+ years of Hardware Engineering, Software Engineering, Electrical Engineering, Systems Engineering, or related work experience. OR Master''s degree in Electrical Engineering, Computer Engineering, Computer Science, or related field and 3+ years of Hardware Engineering, Software Engineering, Electrical Engineering, Systems Engineering, or related work experience. OR PhD in Electrical Engineering, Computer Engineering, Computer Science, or related field and 2+ years of Hardware Engineering, Software Engineering, Electrical Engineering, Systems Engineering, or related work experience. ## Description We are building a high-performance, production-grade RISC-V Instruction Set Simulator (ISS) that serves as the golden reference model for a family of next-generation 64-bit RISC-V processors. The ISS is a key component of our verification flow: it drives co-simulation against RTL, powers random test generation, and gives software teams a fast, accurate platform to develop and debug pre-silicon firmware. The work is at the intersection of computer architecture, systems software, and verification engineering - writing the kind of C++ that has to be both correct to the bit and fast enough to run long-running benchmarks and boot Linux. What You''ll Work On * Implementing the ISA: Translate RISC-V specification chapters into working C++ code. We cover a wide range of extensions: integer, floating-point, vector, bit manipulation, security features, interrupt handling, and more. * Simulation correctness: Help maintain the fetch/decode/execute engine, memory protection, virtual memory, and privilege-level logic that make the simulator a trustworthy reference. * Co-simulation: Work on the harness that runs the ISS alongside RTL and flags any differences, one instruction at a time. * Testing: Write targeted unit tests that exercise individual features and compare against expected results derived from the RISC-V spec. * Developer tooling: Contribute to and maintain a large collection of simulator extensions and utilities that help the user community be more productive., To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.