> Markdown version of [/jobs/ext/3950631-senior-hardware-engineer-rtl-high-level-synthesis](https://www.wearedevelopers.com/jobs/ext/3950631-senior-hardware-engineer-rtl-high-level-synthesis). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# Senior Hardware Engineer (RTL / High-Level Synthesis)

- **Company:** Code
- **Location:** Boston, MA, United States (Remote available)
- **Experience:** Expert
- **Contract:** Permanent contract
- **Skills:** Artificial Intelligence, C++ (Programming Language), Computer Programming, Computer Engineering, Continuous Integration, Software Debugging, Linux, Formal Verification, Field-Programmable Gate Array (FPGA), Python (Programming Language), MATLAB, Performance Tuning, Regression Testing, Salesforce.Com, Software Engineering, Toolchain, VHSIC Hardware Description Language (VHDL), Scripting, Large Language Models, Agentic-AI, Git
- **Published:** October 27, 2026
- **Apply:** https://www.careerbuilder.com/job-details/senior-hardware-engineer-rtl-high-level-synthesis-boston-ma--a3c2ca49-86cb-4aa5-9298-33941896c0b7

## About the Role

Computer Engineering, Computer Programming, Software Engineering, Prototyping, Performance Tuning/Optimization, Salesforce.com, United States Air Force (USAF), Artificial Intelligence (AI), RTX, Algorithms, * 3+ years of hands-on experience with writing RTL code or using High-Level Synthesis, including at least one commercial HLS tool (Catapult, Vitis HLS, Stratus, or equivalent)

 * Solid hardware modeling background regarding fixed-point arithmetic, bit-accurate types, synthesis pragmas and modeling trade-offs
 * Scripting experience in Python for development, toolchain automation and testing
 * Strong debugging and problem-solving skills
 * Experience with simulation and functional verification flows

Preferred Qualifications

 * Experience using Linux-based development environments
 * Solid understanding of RTL / VHDL
 * Understanding of FPGA architectural capabilities and constraints
 * Knowledge of verification methodologies and testbench development
 * Experience with DSP algorithms and applications using Python/MATLAB

Nice to Have:

 * Bonus: Interest in or familiarity with LLM-assisted code transformation and readability tooling
 * Experience with Git-based development workflows and CI/CD environments

## Description

* Develop C++ and post-HLS readability and optimization passes to produce human-auditable RTL
 * Leveraging Agentic AI and verification capability within Code Metal
 * Contribute to CI/CD qualification including automated RTL simulation, functional verification, and regression testing