> Markdown version of [/jobs/ext/3971747-senior-reliability-pdk-and-tfm-engineer](https://www.wearedevelopers.com/jobs/ext/3971747-senior-reliability-pdk-and-tfm-engineer). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# Senior Reliability PDK and TFM engineer

- **Company:** Intel Corporation
- **Location:** Folsom, CA, United States
- **Experience:** Expert
- **Salary:** $149,600.0 - $284,580.0
- **Contract:** Internship / Graduate position
- **Skills:** Artificial Intelligence, Cloud Computing, Internet Protocol, System on a Chip
- **Published:** October 27, 2026
- **Apply:** https://www.careerbuilder.com/job-details/senior-reliability-pdk-and-tfm-engineer-folsom-ca--9fd93ddf-40dd-4510-8a5f-cc279a1411cb

## About the Role

Intel Product Family, YouTube, Artificial Intelligence (AI), Cloud Computing, Memory Hardware, Customer Support/Service, IP (Internet Protocol), Technical Leadership, Benchmarking, Quality Assurance, * Excellent written and verbal communication and presentation skills.

 * Passion for quality and attention for details and procedures, looking for opportunities to drive efficiency and innovations.
 * Demonstrated capability to drive quality enhancements projects.
 * Strong team player with proven ability to work in diverse multi-cultural environment. Must be flexible and adaptable to ensure program commitments are met on time in a dynamic work environment., * Bachelor's degree in electrical engineering, physics or a related field and 6+ years of relevant work experience or 4+ years of relevant experience and a master's degree, or a PhD degree with 2+ years of relevant experience.
 * 3+ years' experience in one of the following areas: PDK development, reliability tool and flow, design for reliability, Circuit, IP and SOC design reliability validation using PDK, EDA tool and flow development.

Preferred Qualifications:

 * Master's degree in electrical engineering, physics, or related field, or Ph.D. degree in electrical engineering, physics, or related fields.
 * Hands-on Experience on PDK development and validation; knowledge and understanding of PDK fundamentals; reliability design rules and their implementation in PDK and TFM. Capability to use AI or program skills to write code, agent or script for design rule, techfile generation and quality assurance.
 * Experience on PDK, EDA tool/flow development, design flow application and interaction with IP and SOC design validation and sign-off; design impact and risk assessment in related reliability area.
 * Experience and knowledge on reliability verification and physics, such as aging including BTI (Bias Temperature Instability) and HCI (Hot Carrier Injection), Electro-Migration, high voltage design, EOS (Electrical Over-Stress), ESD (Electrostatic Discharge).
 * Experiences and skills in program management, stakeholder management, and strong communication skills.

Experience listed below would be obtained through a combination of your school work/classes/research and/or relevant previous job and/or internship experiences., Here at Intel, we invest in our people. Beyond health, dental, and retirement benefits, Intel's benefits package includes 14 paid holidays per calendar year, three weeks of paid vacation, and four-week paid sabbatical every four years of employment. Intel also offers employees five bonuses per year dependent on overall company and personal performance, and an employee stock purchase program. Find more information about our Amazing Benefits here: https://jobs.intel.com/benefits