> Markdown version of [/jobs/ext/3972530-hardware-design-engineer-technical-lead](https://www.wearedevelopers.com/jobs/ext/3972530-hardware-design-engineer-technical-lead). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# Hardware Design Engineer Technical Lead

- **Company:** Cisco Systems, Inc.
- **Location:** Richfield, OH, United States
- **Experience:** Expert
- **Salary:** $161,900.0 - $223,700.0
- **Contract:** Permanent contract
- **Skills:** Board Bringup, Software Debugging, Dynamic Random-Access Memory, Ethernet, Field-Programmable Gate Array (FPGA), Hardware Design, Python (Programming Language), PCI Express, Schematic Capture, Signal Integrity, Tcl (Programming Language), Verilog, VHSIC Hardware Description Language (VHDL), Serial Peripheral Interface, Application Specific Integrated Circuits, System-level Testing
- **Published:** October 27, 2026
- **Apply:** https://dejobs.org/x/x/A71D91B987F041A4B9A1620DD7853B6F/job/

## About the Role

* Bachelors + 12 years of related experience, or Masters + 8 years of related experience, or PhD + 5 years of related experience, or equivalent related work experience
 * Prior experience with common HW technology, including power, clock, memory, CPU, and variety of system interfaces.
 * Previous experience with complex high-speed board design and board bring-up.
 * Prior experience with schematics/layout, Hardware bring-up, trouble-shooting, system level testing.
 * Experience with working with Software team on system bring-up and porting, devices configuration (registers level).

Preferred Qualifications

 * Experience with schematics, PCB and Verilog HDL/VHDL design
 * Experience on the scripts (Python, Tcl, etc.)
 * Experience with lab bring up and design validation of products
 * Knowledge on the Ethernet protocol is a plus
 * Experience with access switch Ethernet interfaces: gigabit, multi gigabit, 10 gigabit.
 * Experience with high speed Ethernet interfaces: 25G, 100G, 400G, 800G.
 * Experience with DRAM, CPU subcomplex and control interfaces such as PCIe, I2C, SPI, MDC/MDIO
 * Self-motivation, teamwork and strong communication skills are essential.

## Description

* Define and design the next generation Hyperscaler Switch hardware based on Silicon One and/or merchant ASIC.
 * Responsible for system and board level specification, schematic capture, FPGA design, ASIC/System level bring up and troubleshooting.
 * The individual is expected to bring up the system to work with multiple groups including ASIC, DFT, Signal Integrity, software, Diagnostics and Manufacturing team to resolve any design issues.
 * Debug and troubleshoot in labs using scopes and analyzers
 * Act as technical liaison with major component Suppliers for the product