> Markdown version of [/jobs/ext/3974023-datacenter-compute-soc-architect](https://www.wearedevelopers.com/jobs/ext/3974023-datacenter-compute-soc-architect). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md). --- # Datacenter Compute SoC Architect - **Company:** INTERNATIONAL RECRUITING LLC - **Location:** Evansville, IN, United States - **Experience:** Experienced - **Salary:** $211,000.0 - **Contract:** Permanent contract - **Skills:** Artificial Intelligence, Architectural Patterns, C++ (Programming Language), Cloud Computing, Cloud Engineering, Computer Engineering, Data Centers, Ethernet, Firmware, PCI Express, Software Architecture, Reduced Instruction Set Computing, Systems Architecture, SystemC, System on a Chip, System Testing, Virtualization Technology, AI Infrastructure, Computer Network Operations, High Performance Computing, Information Technology - **Published:** October 27, 2026 - **Apply:** https://www.careerbuilder.com/job-details/datacenter-compute-soc-architect-california-md--d41a90f7-6de9-4f48-96ad-02770911decc ## About the Role Network Operations Center, System-on-a-Chip (SoC), Computer Architecture, Network Operations Center, Leading Edge Technology, System Architecture, System-on-a-Chip (SoC), Cloud Computing, Artificial Intelligence (AI), Computer Architecture, * Bachelor's or Master's degree in: o Electrical Engineering o Computer Engineering o Computer Science o Or a related technical discipline Professional Experience * 10+ years of industry experience in one or more of the following areas: o SoC architecture o CPU or compute architecture o System architecture * At least 3 years of experience focused on: o High-performance server SoCs, CPU and Compute Architecture * Deep understanding of high-performance CPU or compute architectures, including: o ARM o x86 o RISC-V Coherent Fabrics and Interconnects * Extensive knowledge of coherent fabrics and on-chip interconnect technologies, including, Memory and Cache Architecture * Strong expertise in: o Memory hierarchy design o Cache architectures o Cache coherency protocols o Memory bandwidth and latency optimization, * Solid understanding of high-speed interfaces and data center connectivity technologies, including: o PCIe o CXL o Ethernet Communication and Collaboration * Exceptional written and verbal communication skills. * Ability to translate complex architectural concepts into clear and actionable specifications. * Proven ability to influence and collaborate with cross-functional engineering teams. ## Description My client's Data Center team is at the forefront of innovation, developing cutting-edge technologies that power the world's most advanced data centers. Our team brings together system architects, advanced packaging technology developers, and SoC design experts to create high-performance, power-efficient, scalable, and reliable solutions for data center applications. We work collaboratively across disciplines to push the boundaries of compute technology and shape the future of cloud computing and AI infrastructure. We are seeking a highly experienced and visionary Datacenter Compute SoC Architect to lead the definition, design, and optimization of company's next-generation high-performance computing SoCs. In this critical role, you will define the system-on-chip architecture for scalable data center processors, balancing power, performance, and area requirements while supporting demanding cloud-scale and AI workloads. You will collaborate closely with CPU and compute core architects, IP designers, performance modeling teams, packaging engineers, and software and firmware teams to deliver world-class silicon solutions. Key Responsibilities SoC Architecture Definition * Lead the architectural definition of next-generation data center compute SoCs. * Define core and instance counts, cache hierarchies, coherent interconnects, and memory subsystems. * Establish architectural requirements that support scalable cloud computing and AI workloads. IP Selection and Integration * Define technical requirements and drive architectural decisions for internal and third-party IP. * Evaluate and integrate technologies including: o PCIe Gen 5 and Gen 6 o CXL o DDR5 and HBM memory controllers o Network-on-Chip architectures o Security enclaves and related security IP Power, Performance, and Area Optimization * Conduct detailed power, performance, and area trade-off analysis. * Optimize the SoC architecture to meet aggressive data center efficiency, scalability, and performance-per-watt targets. * Evaluate architectural alternatives and identify the optimal balance between performance, cost, power consumption, and silicon area. Advanced Packaging Strategy * Collaborate with packaging technology teams on multi-die and chiplet-based architectures. * Define requirements for die-to-die interconnect protocols, including UCIe. * Support the development of advanced thermal and packaging solutions for high-performance compute platforms. Hardware and Software Co-Design * Partner with firmware, operating system, and cloud infrastructure software teams. * Ensure the hardware architecture effectively supports: o Modern hypervisors o Virtualization technologies o Cloud-native workloads o Data center operating environments o AI and high-performance computing applications Performance Modeling * Work closely with performance modeling teams to define workloads, use cases, and architectural evaluation criteria. * Guide the development of C++ and SystemC architectural models. * Analyze simulation results to identify performance bottlenecks and architectural optimization opportunities. Technical Leadership * Develop detailed SoC architecture specifications and technical documentation. * Serve as the technical lead throughout: o RTL implementation o Design verification o System validation o Silicon bring-up * Provide architectural guidance and resolve complex cross-functional technical issues.