> Markdown version of [/jobs/ext/3980397-fpga-engineer](https://www.wearedevelopers.com/jobs/ext/3980397-fpga-engineer). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# FPGA Engineer

- **Company:** Kingston Vale
- **Location:** London, United Kingdom
- **Contract:** Permanent contract
- **Skills:** Computer Engineering, Formal Verification, Field-Programmable Gate Array (FPGA), Quantum Computing, SystemVerilog, Verilog, VHSIC Hardware Description Language (VHDL), Vivado, Fpga Hardware
- **Published:** October 28, 2026
- **Apply:** https://www.apply4u.co.uk/jobs/fpga-engineer/54071400

## About the Role

Degree in Electronic Engineering, Computer Engineering, Physics or a related discipline.

*

Strong FPGA development experience using Verilog, SystemVerilog or VHDL.

*

Experience of RTL design, simulation, synthesis and timing closure.

*

Good understanding of FPGA architectures, clock domain crossing and digital signal processing.

*

Experience implementing and testing FPGA designs on physical hardware.

*

Familiarity with FPGA development tools such as Xilinx Vivado or Intel Quartus., Formal verification, SystemVerilog testbenches or HLS.

A background in quantum computing is not required. Candidates with relevant PhD or postdoctoral research experience involving substantial practical FPGA development are also encouraged to apply.

This is an excellent opportunity to work on cutting-edge technology, developing sophisticated hardware within a multidisciplinary engineering team.

## Description

Our client is seeking an experienced FPGA Engineer to join its R&D team, developing high-performance digital control hardware for advanced photonic computing systems.

Working alongside electronics engineers, physicists and software developers, you will take responsibility for FPGA development, from initial architecture and RTL design through to implementation, testing and validation.