> Markdown version of [/jobs/ext/4002621-asic-dft-engineer-acacia-hybrid](https://www.wearedevelopers.com/jobs/ext/4002621-asic-dft-engineer-acacia-hybrid). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# ASIC DFT Engineer - Acacia (Hybrid)

- **Company:** Cisco Systems, Inc.
- **Location:** New York, NY, United States
- **Salary:** $155,000.0 - $222,600.0
- **Contract:** Permanent contract
- **Skills:** Code Coverage, Software Debugging, Perl (Programming Language), Python (Programming Language), Shell Script, Tcl (Programming Language), Scripting, Application Specific Integrated Circuits, Physical Design
- **Published:** October 29, 2026
- **Apply:** https://diversityjobs.com/career/18773254/Asic-Dft-Engineer-Acacia-Hybrid-California-San-Jose

## About the Role

* Bachelors + 5 years of related experience, or Master +3 years of related experience, or PhD + 0 years of related experience, or equivalent related work experience.
 * Experience with ASIC DFT implementation or validation
 * Experience with industry DFT tools such asSiemens Tessent,Synopsys DFT Compiler/TestMAX, or equivalent
 * Experience with scan architecture, scan compression, ATPG, MBIST, OCC, and test-mode controls
 * Experience with stuck-at and transition fault models
 * Experience with debug DFT rule violations, scan-chain issues, ATPG coverage gaps, and pattern simulation failures
 * Scripting experience using Tcl, Python, Perl, or shell, * Experience with hierarchical DFT methodology and block-level signoff
 * Exposure to IJTAG / IEEE 1687, IEEE 1500, boundary scan, or SSN-based flows
 * Experience with MBIST insertion, memory test validation, or BISR flows
 * Familiarity with gate-level simulation, SDF timing, and pattern validation
 * Exposure to silicon bring-up, ATE pattern delivery, failure diagnosis, or yield debug
 * Experience working on advanced-node ASICs, networking ASICs, or high-performance SoCs
 * Ability to improve automation, regression checks, and DFT reporting dashboards
 * Experience with clocking, reset, timing constraints, and multi-clock-domain scan implementation
 * Scripting experience using Tcl, Python, Perl, or shell
 * Experience troubleshooting problems related to ASIC DFT and working with cross-functional teams.

## Description

We are looking for aDesign-for-Testability (DFT) Engineerto support DFT implementation, validation, and signoff for complex ASIC / SoC designs. The ideal candidate will have hands-on experience with scan insertion, MBIST, ATPG, DFT rule checks, pattern validation, and coverage analysis. This role involves working closely with senior DFT engineers, RTL design, verification, physical design, product engineering, and test teams to help deliver high-quality test coverage and manufacturability for advanced semiconductor designs. Key responsibilities include:

 * Support DFT implementation for ASIC / SoC blocks and subsystems
 * Implement and validate scan insertion, scan compression, OCC, MBIST, boundary scan, and related DFT logic
 * Run DFT rule checks and debug scan, clock, reset, and test-mode issues
 * Generate and validate ATPG patterns for stuck-at, transition, and other required fault models
 * Analyze test coverage, pattern count, compression results, and ATPG reports
 * Debug DFT DRC violations, ATPG coverage holes, chain failures, and pattern simulation issues
 * Work with RTL and verification teams to ensure DFT requirements are correctly implemented
 * Support block-level and full-chip DFT integration activities
 * Assist with hierarchical DFT flows, pattern retargeting, and validation where applicable
 * Develop and maintain Tcl, Python, Perl, or shell scripts to automate DFT flows and reporting
 * Support silicon debug, diagnosis analysis, and yield-learning activities as needed
 * Document DFT implementation results, known issues, waivers, and signoff status