> Markdown version of [/jobs/ext/4011771-digital-design-engineer](https://www.wearedevelopers.com/jobs/ext/4011771-digital-design-engineer). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# Digital Design Engineer

- **Company:** Omnivision
- **Location:** Irvine, CA, United States
- **Experience:** Experienced
- **Salary:** $110,600.0 - $140,000.0
- **Contract:** Permanent contract
- **Skills:** Boolean Algebra, Virtual Camera Systems, Computer Engineering, Software Debugging, Digital Arts, Logic Synthesis of Circuits, Perl (Programming Language), Image Quality, Internet Services, Python (Programming Language), Requirements Management, Signal Processing, System on a Chip, SystemVerilog, Systems Integration, Verilog, Data Processing, Scripting, Data Management, Physical Design, Data Pipelines
- **Published:** October 29, 2026
- **Apply:** https://www.careerbuilder.com/job-details/digital-design-engineer-irvine-ca--fb7e8848-b0df-43ef-aa2d-10b8ab0ad781

## About the Role

Technical/Engineering Design, Graphic Design, Internet Service Providers, System Integration (SI), Data Processing, Image Processing, Data Management, Requirements Management, Product Requirements Document (PRD), System-on-a-Chip (SoC), * Bachelor's degree in Electrical Engineering, Computer Engineering, or a closely related field, or equivalent practical experience

 * At least 2 years of hands-on experience designing RTL digital logic using Verilog/System Verilog, or equivalent industry experience
 * Proficiency with scripting languages such as Python or Perl to support design, verification, and automation workflows
 * Experience analyzing and optimizing area, power, and performance (PPA) trade-offs in digital designs, * Master's degree or PhD in Electrical Engineering, Computer Engineering, or a related discipline
 * Strong background in image sensor and camera system design or integration
 * Experience with high-speed MIPI interfaces (e.g., CSI-2 / D-PHY / C-PHY)
 * Practical experience with Image Signal Processing (ISP) architectures and pipelines

## Description

* Design and implement sensor timing control logic and contribute to ISP system-level integration
 * Participate in chip-level architecture definition, including analog interfaces, control logic, image data processing pipelines, and power/performance/area (PPA) trade-offs
 * Integrate and validate ISP data paths based on PRD, design specifications, and overall SoC architecture
 * Collaborate closely with CIS project leads and sensor digital/analog engineers for system integration and validation
 * Work with physical design teams on floor planning, timing closure, and DFT implementation
 * Perform full-chip integration and verification
 * Support chip bring-up, validation, and silicon debugging
 * Collaborate with algorithm and application engineers on image tuning, optimization, and qualification
 * Support silicon validation, debugging, and image quality tuning through production readiness