> Markdown version of [/jobs/ext/4012153-senior-digital-asic-design-engineer](https://www.wearedevelopers.com/jobs/ext/4012153-senior-digital-asic-design-engineer). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# Senior Digital ASIC Design Engineer

- **Company:** Artech
- **Location:** Agoura Hills, CA, United States
- **Experience:** Expert
- **Salary:** $156,000.0 - $249,600.0
- **Contract:** Temporary contract
- **Skills:** Software Debugging, Logic Synthesis of Circuits, Python (Programming Language), Static Timing Analysis, Tcl (Programming Language), Verilog, Linux Virtual Server, Application Specific Integrated Circuits, State Machines, Physical Design
- **Published:** October 29, 2026
- **Apply:** https://www.thejobnetwork.com/job/e4efd266-ad1b-4aa1-9371-fc27014ed73a/senior-digital-asic-design-engineer

## About the Role

* BSEE required; MSEE or PhD desired.
 * 8+ years of ASIC or digital design experience with strong expertise in Verilog RTL development.
 * Proven experience designing complex digital blocks including state machines, FIFOs, high-speed datapaths, arbitration logic and DFT-friendly architectures.
 * Strong knowledge of RTL to Netlist ASIC development flows including synthesis, static timing analysis (STA), clock domain crossing (CDC), and timing closure.
 * Experience integrating third-party and custom IP into large-scale SoCs or mixed-signal ASICs.
 * Experience performing Block level P&R of high-speed digital blocks and interfaces to analog IP
 * Experience with EM/IR analysis
 * Experience with DRC/LVS signoff
 * Proficiency with scripting and automation using Python, Tcl, Make, or similar languages.
 * Experience supporting verification, silicon bring-up, debugging, and root-cause analysis.
 * Strong collaboration, communication, and problem-solving skills with the ability to mentor junior engineers and drive technical excellence across cross-functional teams.

## Description

Client's Digital ASIC Group is seeking a to help develop complex mixed-signal ASICs for next-generation semiconductor test systems. Working closely with architects, analog designers, verification engineers, and physical design teams, you will drive digital design activities from architecture definition through silicon bring-up. This role offers the opportunity to own critical ASIC subsystems, influence technical direction, and contribute to cutting-edge products in a highly collaborative environment.