> Markdown version of [/jobs/ext/40193-senior-rtl-design-engineer](https://www.wearedevelopers.com/jobs/ext/40193-senior-rtl-design-engineer). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# Senior RTL Design Engineer

- **Company:** Sequans
- **Location:** Paris, France
- **Experience:** Expert
- **Contract:** Permanent contract
- **Skills:** LTE (Telecommunication), Very-Large-Scale Integration, Unix, Software Debugging, Hardware Description Language, Python (Programming Language), Unix Shell, Reduced Instruction Set Computing, Static Timing Analysis, Subversion, SystemVerilog, Tcl (Programming Language), Verilog, VHSIC Hardware Description Language (VHDL), Scripting, Application Specific Integrated Circuits, 5G NR, Fpga Hardware, Peripherals, Git, Cshell, Information Technology, Optimization Algorithms, Physical Design, Software Version Control
- **Published:** May 29, 2026
- **Apply:** https://fr.indeed.com/viewjob?jk=dd8429c3d8576f5b

## About the Role

Do you have experience in Verilog?, Do you have a Doctoral degree?, * Degree (BSc/MSc/PhD) in computer science, electrical engineering or equivalent studies.

 * At least 5 years of working experience in ASIC and/or FPGA development.
 * Strong command of hardware description languages (SystemVerilog/Verilog/VHDL).
 * Background in optimization techniques for high throughput, low area, low power designs.
 * Experience in multiple clock domains architectures.
 * Experience in Front End activities (e.g Lint, CDC, RDC tools).
 * Familiarity with Unix environment and shell programming/scripting (C-Shell, Tcl, Python).
 * Experience in version control systems (Git, SVN).

BONUS SKILLS:

 * Knowledge of synthesis and static timing analysis tools.
 * Knowledge of Place and Route.
 * Experience in implementing digital signal processing blocks.
 * Experience in 3rd-Party IPs integration (NoC, RISC-V, memories, peripherals, etc).
 * Exposure to LTE-M/NB-IoT, 4G LTE Cat 1bis, 5G NR., * Fast learning capabilities, highly motivated, self-starter, autonomous
 * Ability to work in a fast moving and multicultural environment
 * Team player, commitment & customer focus
 * Excellent written and oral communications skills, fluent English

## Description

Within the VLSI team, your responsibilities will be to specify, design, implement and verify various digital blocks linked to Sequans' next chipsets generation. You will work closely with our software, signal processing algorithms, architecture, integration and verification teams and you will be responsible for planning, tracking and reporting activities related to the implementation of your digital blocks., * Design (RTL coding) of key digital building blocks.

 * Requirements analysis and micro architecture (uarch) definition.
 * Design optimization in the context of timing, power and area.
 * Contribute to top-level integration, testing and debugging.
 * Planning, Tracking and reporting of key activities.
 * Preparing documentation and technical reports.
 * Supporting verification and debugging.
 * Third party IPs evaluation.


## Related Videos

- [How a Small Team Shrank a Microsoft Monorepo by 94%](https://www.wearedevelopers.com/videos/1236-how-a-small-team-shrank-a-microsoft-monorepo-by-94)
- [WeAreDevelopers LIVE - Node and Package Security](https://www.wearedevelopers.com/videos/2138-wearedevelopers-live-node-and-package-security)
- [Unlocking the potential of Digital & IT at Vodafone](https://www.wearedevelopers.com/videos/602-unlocking-the-potential-of-digital-it-at-vodafone)
- [Git for Code Reviews](https://www.wearedevelopers.com/videos/429-git-for-code-reviews)
- [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips)
- [The Time Paradox: Building Timezone-Safe Python/Django Applications](https://www.wearedevelopers.com/videos/1915-the-time-paradox-building-timezone-safe-python-django-applications)

## Related Articles

- [Where to Find Entry-Level Software Engineering Jobs](https://www.wearedevelopers.com/magazine/397-where-to-find-entry-level-software-engineering-jobs)
- [Best Companies to Work For in Paris: Top 25 Companies in 2023 ](https://www.wearedevelopers.com/magazine/190-best-companies-to-work-for-in-paris-top-25-companies-in-2023)
- [Where To Find Software Engineering Jobs](https://www.wearedevelopers.com/magazine/396-where-to-find-software-engineering-jobs)
- [Best Companies to Work For in France: Top 25 Companies in 2023 ](https://www.wearedevelopers.com/magazine/189-best-companies-to-work-for-in-france-top-25-companies-in-2023)
- [What’s the Difference between a Junior, Mid, and Senior Developer?](https://www.wearedevelopers.com/magazine/238-what-s-the-difference-between-a-junior-mid-and-senior-developer)
- [Software Engineer Salary London](https://www.wearedevelopers.com/magazine/252-software-engineer-salary-london)