> Markdown version of [/jobs/ext/4092659-lead-principal-test-engineering-iv](https://www.wearedevelopers.com/jobs/ext/4092659-lead-principal-test-engineering-iv). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# Lead Principal Test Engineering iv)

- **Company:** Infineon Technologies AG
- **Location:** München, Germany
- **Experience:** Expert
- **Contract:** Permanent contract
- **Skills:** Artificial Intelligence, Code Coverage, Statistical Process Control (SPC), Strategies of Testing, Hardware Testing
- **Published:** October 21, 2026
- **Apply:** https://www.indeed.com/viewjob?jk=3b0653c1aa2b48b1

## About the Role

Master's degree in Electrical/Electronic Engineering (or equivalent)

 * At least 10 years of semiconductor test development experience with a track record at Principal/Lead Principal level; proven ability to lead senior engineers informally
 * Strong expertise in DfT for analog/mixed-signal and solid analog/measurement fundamentals
 * Proficient high-voltage/power testing background from lab to ATE solid knowledge of discrete power and HV switches
 * Hands-on ATE expertise: Advantest V93k (ideally SMT8) Teradyne Eagle ETS-88 and/or MicroFlex; experience in both test programs and test hardware
 * Skilled in correlation Gr&R/MSA guardbanding DoE SPC; proven NPI-to-HVM ramps improving yield quality and test time/cost
 * Excellent stakeholder and expectation management, fluent English and German is a plus

## Description

As a Lead Principal Test Engineering on our Research & Development team, you'll have the opportunity to merge creativity with your technical expertise by shaping the future of technology, driving groundbreaking projects, and bringing new ideas to life. Are you in?, * Serve as technical authority and technical lead for a senior Test Development team; coach influence and set technical direction across programs

 * Own test strategy end-to-end: Test and DfT concept for analog/mixed-signal ICs bring-up characterization correlation/limit setting qualification production release and ramp
 * Lead high-voltage and power testing in NPI (ACDC isolated gate drivers HV protection ICs) ensuring safe repeatable methods and strategies
 * Drive development on key ATE platforms (Advantest V93k Teradyne ETS-88 and others) spanning test programs and test hardware (load boards/probe cards)
 * Optimize test cost and throughput: model test cost define test coverage and select equipment (testers/handlers/probers) and align with site strategies and long-term roadmaps and ensure rigorous delivery: plan resources and budgets supervise project execution manage risks and gates
 * Act as the technical problem-solving authority: take ownership of critical issues in your scope and across interfaces (peers process gaps vendors/OSATs) and drive them to closure. Apply analytical structured methods and coach others to diagnose root causes learn and implement permanent fixes
 * Initiate and steer cross-site Test Engineering programs and R&D initiatives to improve methodology development flow quality and reliability and promote practical analytics and AI (including AI-assisted coding and agentic workflows) to streamline engineering and accelerate development cycles