> Markdown version of [/jobs/ext/4162821-firmware-architect](https://www.wearedevelopers.com/jobs/ext/4162821-firmware-architect). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# Firmware Architect

- **Company:** Kandou AI
- **Location:** Cambridge, UK
- **Experience:** Expert
- **Contract:** Permanent contract
- **Skills:** Content Management Interoperability Services, Static Program Analysis, Computer Engineering, Continuous Integration, Learning Management Systems, Firmware, FreeRTOS, Python (Programming Language), MISRA C (C Programming Language), Real-Time Operating Systems, Signal Integrity, IEEE 802.3, Application Specific Integrated Circuits, Information Technology
- **Published:** October 19, 2026
- **Apply:** https://www.indeed.com/viewjob?jk=e02d618d564ae143

## About the Role

* Good knowledge of C (C99, MISRA), assembly for critical paths, Python for tools
 * Good knowledge of CI/CD, static analysis, hardware-in-loop tests
 * Good understanding of standards implementation (IEEE 802.3, OIF)
 * Good knowledge of SerDes architecture (equalization, telemetry, interrupts)
 * Self-motivated, with strong sense of ownership and responsibility
 * Good communication and reporting skills

Experience:

 * Principal / Senior Staff (8-10 years post-degree)
 * 8-10 years embedded firmware in high-speed SerDes/retimer products
 * Hands-on PAM4 adaptation (LMS/CMA), FEC (KP4/RS-544)
 * Silicon bring-up as lead (first samples to production)
 * IEEE 802.3ck and 802.3dj link training experience
 * RTOS (FreeRTOS/Zephyr) on constrained MCUs (1MB flash, 256KB RAM)

Education:

 * BS in Electrical Engineering, Computer Engineering, or Computer Science (MS preferred, DSP/comms focus)

## Description

* Define firmware architecture for 224G/lane AEC retimer (boot, config, calibration, link training, equalization, FEC, telemetry)
 * Implement link training for IEEE 802.3ck (100G/lane) and 802.3dj (200G/lane), including adaptation algorithms and fallbacks
 * Own FEC interaction (KP4, RS-544) and telemetry pipeline for Predictive Telemetry
 * Lead silicon bring-up, partnering with ASIC design and signal integrity
 * Ensure standards compliance (IEEE 802.3ck/dj, OIF-CEI, CMIS, OSFP)
 * Partition HW-fixed vs. FW-adaptation (equalization, SNR monitoring)
 * Travel: Up to 15% (silicon bring-up, standards meetings)