> Markdown version of [/jobs/ext/4171388-senior-dft-engineer-avnet-asic-israel-aai-remote-europe](https://www.wearedevelopers.com/jobs/ext/4171388-senior-dft-engineer-avnet-asic-israel-aai-remote-europe). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# Senior Dft Engineer - Avnet Asic Israel (Aai) - Remote (Europe)

- **Company:** Commit Offshore
- **Location:** Valencia, Spain
- **Contract:** Permanent contract
- **Skills:** Unix, Code Coverage, Software Debugging, Perl (Programming Language), Formal Verification, Joint Test Action (IEEE Standards), Python (Programming Language), Tcl (Programming Language), Scripting, Application Specific Integrated Circuits
- **Published:** October 31, 2026
- **Apply:** https://www.buscojobs.com.es/senior-dft-engineer-avnet-asic-israel-aai-remote-europe-en-valencia-ID-378861882

## About the Role

BSc in Electrical Engineering.
Minimum 3 years of hands-on DFT experience.
Strong knowledge of scan, ATPG, MBIST, JTAG, and fault models.
Experience with Synopsys DFT Compiler/TestMAX or Siemens Tessent.
Experience with gate-level simulation, formal verification, Perl/Tcl, and UNIX.
End-to-end DFT flow ownership. Nice to have: Advanced-node experience (7nm and below), Siemens Tessent ScanPro/TestKompress/LBIST, and Python scripting.
#J-*****-Ljbffr

## Description

The company is looking for a Senior DFT Engineer to own Design-for-Test (DFT) for customer SoCs, from architecture and implementation through tape-out and production test hand-off.Responsibilities:Develop and implement DFT architecture, scan insertion, and ATPG.Handle memory BIST, boundary scan, and at-speed testing.Debug DFT rule violations and improve test coverage.Run gate-level simulations and pattern validation.Perform formal equivalence checking and automate flows using scripting.Own the end-to-end DFT process through tape-out and production.Requirements:BSc in Electrical Engineering.Minimum 3 years of hands-on DFT experience.Strong knowledge of scan, ATPG, MBIST, JTAG, and fault models.Experience with Synopsys DFT Compiler/TestMAX or Siemens Tessent.Experience with gate-level simulation, formal verification, Perl/Tcl, and UNIX.End-to-end DFT flow ownership. Nice to have: Advanced-node experience (7nm and below), Siemens Tessent ScanPro/TestKompress/LBIST, and Python scripting.#J-*****-Ljbffr