> Markdown version of [/jobs/ext/4261615-sr-principal-ic-digital-flow-ae](https://www.wearedevelopers.com/jobs/ext/4261615-sr-principal-ic-digital-flow-ae). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# Sr. Principal IC Digital Flow AE

- **Company:** Cadence Design Systems, Inc.
- **Location:** San Jose, CA, United States
- **Experience:** Expert
- **Salary:** $148,400.0 - $275,600.0
- **Contract:** Permanent contract
- **Skills:** Computer Programming, Logic Synthesis of Circuits, Electronic Design Automation, Perl (Programming Language), Python (Programming Language), Static Timing Analysis, Tcl (Programming Language), Scripting, Backend, Information Technology, Physical Design
- **Published:** October 8, 2026
- **Apply:** https://dejobs.org/x/x/704CD52B652B4777BAF1C4D211404279/job/

## About the Role

* 10+ years of industry Physical Design experience
 * BS degree Computer Science/Engineering, Electrical, Engineering, or related field
 * Strong knowledge in Digital Design Fundamentals, Semiconductor fundamentals, and Static Timing Analysis is required
 * Prior experience with IC digital implementation flows and backend EDA tools including Place and Route, IR Drop, backend design timing and power closure
 * Experience with advanced nodes 10nm and below
 * Experience in scripting languages such as Tcl/Perl/Python is a must
 * Strong customer-facing communication and problem-solving skills
 * Strong personal drive for continuous learning and expanding professional skill sets
 * Strong verbal, written, and customer communication skills
Preferred

 * MS degree Computer Science/Engineering, Electrical, Engineering, or related field
 * Prior experience with IC digital implementation flows and font-end EDA tools including Synthesis, DFT, and Logical Equivalence Checking
 * Prior experience with Cadence tools such as Genus, Innovus, Conformal, Tempus, Modus, Voltus or ICC, ICC2, DC or Primetime is highly desired
 * Experience with advanced nodes 5nm and below

## Description

* Be part of team of Application Engineers providing technical support to Cadence customers in the areas of Backend Digital Design Implementation and Signoff including Place and Route, Design Closure, and timing/power signoff
 * Guide customers on how to best utilize Cadence technologies to achieve their design goals and meet project schedules
 * Collaborate with team to conduct technical presentations and product demonstrations
 * Drive technical evaluations/benchmarks to success
 * Work closely with R&D to enhance the tools and methodologies to meet and exceed customer's requirements
 * Drive adoption and proliferation of Cadence tools and technologies
 * Provide guidance to the team to amend & augment the flow as needed using Tcl and/or other programming skills to meet objectives and improve results/flows
 * Capture best practices and lessons learned from current evaluations/benchmarks and utilize to improve efficiency and success rate in next engagements