> Markdown version of [/jobs/ext/4413443-dft-design-for-test-lead](https://www.wearedevelopers.com/jobs/ext/4413443-dft-design-for-test-lead). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# DFT (Design for Test) Lead

- **Company:** BayOne
- **Location:** United States (Remote available)
- **Experience:** Expert
- **Contract:** Permanent contract
- **Skills:** Computer Engineering, Software Debugging, Electronic Design Automation, Hardware Design, Joint Test Action (IEEE Standards), Systems Integration, Physical Design
- **Published:** October 2, 2026
- **Apply:** https://www.dice.com/job-detail/0bbf0e74-a69d-442f-ae14-5a81562a51ec

## About the Role

* Bachelor's or a Master's Degree in Electrical or Computer Engineering required, with at least 8-10 years of experience.
 * Experience with Jtag protocols, Scan and BIST architectures, including memory BIST, boundary scan and integrating 3rd party IP's and high-speed digital/analog macros
 * Experience with ATPG and EDA tools like Tessent tool sets, Xcelium, Genus, TempPrimetime
 * At least one project with hands-on post-silicon debug of DFT patterns - scan, mbist, boundary scan and release to production, * Strong ability to establish/refine, train teams on DFT methodologies - from design phase to high volume production
 * Ability to quickly learn new concepts and adapt to evolving technologies
 * Excellent communication and presentation skills
 * Strong attention to detail and system level understanding of networking and photonic solutions.

## Description

* Responsible for implementing the Hardware Design-for-Test (DFT) features - scan, mbist, BISR, boundary scan, setting up/debugging DFT simulations and supporting post-silicon testing/debug
 * Responsible for development of innovative DFT IP in collaboration with the multi-functional teams, and play a key role in full chip design integration with the testability features coordinated in the RTL.
 * Along with the DFT team, you will participate in the creation of Innovative Hardware DFT & physical design aspects for new silicon device models, bare die & stacked die, driving re-usable test and debug strategies.
 * The job requires the candidate to have the ability to craft solutions and debug with minimal mentorship.