> Markdown version of [/jobs/ext/4429747-senior-soc-debug-engineer](https://www.wearedevelopers.com/jobs/ext/4429747-senior-soc-debug-engineer). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# Senior SoC Debug Engineer

- **Company:** Qualcomm
- **Location:** San Diego, CA, United States (Remote available)
- **Experience:** Expert
- **Salary:** $121,800.0 - $182,600.0
- **Contract:** Permanent contract
- **Skills:** Computer Engineering, Software Debugging, Digital Electronics, Joint Test Action (IEEE Standards), Application Specific Integrated Circuits, Generative AI
- **Published:** October 12, 2026
- **Apply:** https://www.indeed.com/viewjob?jk=90b37de24108f307

## About the Role

* 5 to 8 years of experience with pre-si and post-silicon enabling, bring-up, analyze failures at the embedded platform level

 * RTL inspection and understanding of basic RTL

 * Gen AI knowledge and experience for automating the Debug flow

 * Support, develop, and implement solutions for faster debug at the platform level including isolating failing components of a system

 * Creating debug strategies and plans for partners to more rapidly triage failures to isolate specific components including PVT and marginality issues

 * Debugging low level software and hardware issues

 * Debug tools including JTAG

 * Using Lab Equipment (Logic Analyzer, Scope, Signal Generator, etc.)

Educational Requirements:

Bachelor's, Computer Engineering and/or Electrical Engineering Preferred, * Bachelor's degree in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience., Master's degree in Science, Engineering, or related field and 1+ year of ASIC design, verification, validation, integration, or related work experience.
OR
PhD in Science, Engineering, or related field.

## Description

Qualcomm's Silicon Validation team is part of the central SoC digital hardware organization responsible for the overall quality of the SoC silicon. The validation team works closely with architects, designers, verification engineers, software engineers, and customers. We are currently seeking a candidate for the position of Senior SoC Debug Engineer., In this role, the candidate will support three critical roles:

 * Bring up, debug, analyze failures at the embedded platform level in both pre-Si and post-Si phase

 * Support, develop, and implement solutions for faster debug at the platform level including isolating failing components of a system

 * Creating debug strategies and plans for partners to more rapidly triage failures to isolate specific components including PVT and marginality issues.

 * Gen AI automation and enablement for automating the Debug flow