> Markdown version of [/jobs/ext/4460843-senior-technical-architect](https://www.wearedevelopers.com/jobs/ext/4460843-senior-technical-architect). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# Senior Technical Architect

- **Company:** HCL America, Inc.
- **Location:** United States
- **Experience:** Expert
- **Salary:** $95,000.0 - $192,000.0
- **Contract:** Permanent contract
- **Skills:** Software Debugging, Logic Synthesis of Circuits, State Machines
- **Published:** October 11, 2026
- **Apply:** https://www.indeed.com/viewjob?jk=b78e57ab72b99b7a

## About the Role

* Strong experience in RTL Design Verification
 * Write SV RTL for custom logic at the test chip top (clock, reset, FSM etc.)
 * Good understanding of:

o Digital design fundamentals
o FSM-based architectures
o IP/block-level verification
o Understanding of UPF

Must Have Skill

UVM,IP verification,SoC verification

## Description

RTL Design Verification engineers to perform SoC leavel and block-level verification of IP components. The role involves validating functionality of IPs provided and ensuring readiness for SoC-level integration., * Perform RTL design verification for SoC & IP blocks:

o FSM (Finite State Machine)
o DAC-related logic (with model interaction)
o Pattern memory / controller logic
o at the test chip top

 * Test chip integration (hard ip, pads, custom logic, clock, reset etc.)
 * Develop and execute comprehensive verification plans
 * Build testbenches and verification environments (directed + random testing)
 * Validate functional correctness and interface behaviour
 * Perform debug and root cause analysis of RTL issues
 * Ensure coverage closure and verification completeness
 * Work closely with PD and integration teams to enable smooth SoC integration