> Markdown version of [/jobs/ext/4480937-rtl-design-engineer](https://www.wearedevelopers.com/jobs/ext/4480937-rtl-design-engineer). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# RTL Design Engineer

- **Company:** Delos Data Inc.
- **Location:** Palo Alto, CA, United States
- **Experience:** Expert
- **Salary:** $160,000.0 - $240,000.0
- **Contract:** Permanent contract
- **Skills:** Adobe InDesign, Artificial Intelligence, Computer Engineering, Cursor, Software Debugging, Logic Synthesis of Circuits, Digital Technology, Python (Programming Language), Microsoft Copilot, SystemVerilog, Tcl (Programming Language), Verilog, Claude Code, AI Coding Agents, Backend, Virtual Agents, Physical Design
- **Published:** October 19, 2026
- **Apply:** https://www.indeed.com/viewjob?jk=d5bbfc5e2edcb872

## About the Role

An experienced Senior RTL Design Engineer responsible for designing, implementing, and delivering high-quality RTL for complex digital systems. This role focuses on translating architectural specifications into scalable microarchitectures and production-ready RTL, with strong attention to performance, power, and area.

The ideal candidate has deep hands-on experience with Verilog/SystemVerilog, strong digital design fundamentals, and experience working across the full design lifecycle in collaboration with architecture, verification, and physical design teams., + Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field

 + 5+ years of experience in RTL design
 + Strong hands-on experience with Verilog/SystemVerilog
 + Solid understanding of synchronous digital design and microarchitecture principles
 + Experience with simulation and debug tools (e.g., VCS, Questa, Verdi, DVE)
 + Familiarity with synthesis, timing, and physical design constraints
 + Strong analytical and problem-solving skills
 + Clear written and verbal communication skills for cross-functional collaboration
 + High attention to detail and ability to deliver high-quality design outcomes
 + Ability to work independently and manage tasks to completion, including AI-assisted workflows

Desired Skills:

 * Experience designing high-performance systems (e.g., AI/ML accelerators, networking, or SoCs)
 * Familiarity with low-power design techniques (clock gating, power gating)
 * Exposure to DFT concepts and design-for-test considerations
 * Experience with scripting (Python, Tcl, or similar)
 * Experience working in advanced semiconductor process nodes
 * Experience using AI coding agents (e.g., Claude Code, Cursor, Copilot) in RTL workflows such a implementation, debug, and timing closure, with the rigor to verify AI-generated output
 * Interest in turning design experience into reusable AI agent guidance, such as RTL coding patterns, timing-closure playbooks, or review checklists

## Description

* Design and implement RTL for complex digital subsystems using Verilog/SystemVerilog
 * Translate architectural specifications into clean, efficient, and scalable microarchitectures
 * Collaborate with architecture, verification, and physical design teams to ensure design correctness and closure
 * Develop high-quality, reusable RTL with strong coding standards and documentation
 * Perform linting, CDC analysis, and ensure synthesis readiness of designs
 * Support integration and debug of RTL in simulation and early silicon environments
 * Participate in design reviews and provide technical input on architecture and implementation tradeoffs
 * Work with verification teams to ensure comprehensive functional coverage
 * Assist in timing closure and support backend teams as needed
 * Contribute to continuous improvement of design methodologies, flows, and tools