> Markdown version of [/jobs/ext/4607151-principal-dsp-engineer](https://www.wearedevelopers.com/jobs/ext/4607151-principal-dsp-engineer). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# Principal DSP Engineer

- **Company:** Heaviside Industries
- **Location:** Marina del Rey, CA, United States
- **Experience:** Expert
- **Salary:** $185,000 - $230,000
- **Contract:** Permanent contract
- **Skills:** C++ (Programming Language), Signals Intelligence, Nvidia CUDA, Software Debugging, Python (Programming Language), NumPy, Signal Processing
- **Published:** November 6, 2026
- **Apply:** https://www.indeed.com/viewjob?jk=724f3b41c44bfc5c

## About the Role

MS or PhD in Electrical Engineering, ECE, Applied Physics, or related field - or equivalent shipped-product experience

 * 5+ years building real-time DSP systems that ran on actual hardware in actual missions on unmanned aerial systems or ground radar systems
 * Hands-on experience taking phase-coherent multi-channel systems from bench to flying or fielded system
 * Production-grade work on at least one of: fire-control radar processing, RWR, ESM, SIGINT, or other RF detection systems
 * Deep working knowledge of sum-and-difference / comparator-based angle estimation, and the calibration discipline that makes them deliver precision
 * Production implementation of real-time tracking filters - alpha-beta, Kalman, IMM - with airframe-pose fusion and dropout handling
 * Pulse-Doppler signal processing experience
 * Comfortable in BOTH GPU-accelerated Python (NumPy / CuPy / CUDA) for prototype and edge-compute work AND C/C++ for hard-real-time targets; understands when each is appropriate
 * Experience with industrial- or tactical-grade IMUs and high-stability frequency references (OCXO, CSAC, rubidium)
 * Practitioner with NanoVNA and calibrated lab VNA; can read multi-port S-parameters and debug a phase-mismatched cable
 * Eligible to obtain and maintain an active U.S. Secret security clearance

## Description

Architect and ship real-time DSP pipelines on multi-channel RF systems (multi-channels, hardware-locked sampling, OCXO reference)

 * Implement low-latency, single-snapshot bearing-angle estimation from synchronized multi-channel data - sum-and-difference channel processing and Σ/Δ ratio calibration
 * Build the closed-loop pipeline: time-of-arrival measurement, pulse-train association, and filters (alpha-beta, Kalman, EKF, IMM) fused with airframe pose
 * Build the channel-calibration stack - phase, amplitude, and alignment across all receivers, applied in a real-time pipeline
 * Add false-alarm-rate management, sidelobe blanking, and interference-rejection techniques for contested-spectrum operation
 * Drive deterministic, sub-millisecond end-to-end pipeline latency that survives transition from prototype to production silicon (FPGA / RFSoC)
 * Specify, integrate, and bring up the RF systems, timing-reference, and edge-compute stack for new programs
 * Run bench bring up, anechoic-chamber, and captive-carry verification campaigns to closure