> Markdown version of [/jobs/ext/4661084-principal-foundry-interface-engineer](https://www.wearedevelopers.com/jobs/ext/4661084-principal-foundry-interface-engineer). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# Principal Foundry Interface Engineer

- **Company:** SiTime Corporation
- **Location:** Santa Clara, CA, United States
- **Experience:** Expert
- **Salary:** $148,320 - $203,940
- **Contract:** Permanent contract
- **Skills:** Artificial Intelligence, Big Data, Failure Mode Effects Analysis, Reliability Engineering, Computer Network Operations, Yield Optimization, Wearables
- **Published:** November 10, 2026
- **Apply:** https://www.careerbuilder.com/job-details/principal-foundry-interface-engineer-santa-clara-ca--38fd35fd-1a96-4c0d-a108-47070a52fc6d

## About the Role

Semiconductor Manufacturing, Electronics, Autonomous Driving Systems, Network Operations Center, Internet of Things, Artificial Intelligence (AI), Wearables, Reliability Engineering, Semiconductors, Technical Support, * Minimum requirements are a Master's degree with 13+ years of experience or a PhD with 10+ years of industry experience in a relevant engineering or physical-science field, including Semiconductor Process Integration, Device Engineering, or Wafer Yield Engineering.

 * English proficiency is required, including the ability to effectively communicate, collaborate, and perform job responsibilities in a professional business environment.
 * Proven track record in yield pareto construction, modeling, projection, and the development of long-term yield roadmaps.
 * Experience in using PDF Exensio or other Big Data Analysis tools.
 * Extensive experience collaborating with foundries.
 * Experience in porting between fabs.
 * Expertise in interpreting complex product data (inline, e-test, and SORT) to drive organization-wide solutions.
 * Deep knowledge of semiconductor wafer inline inspection methods and SORT programs.
 * Deep knowledge of semiconductor device reliability
 * Well versed with DFM techniques and PFMEA
 * Experience in supporting semiconductor wafer fulfillment for products that require to meet Automotive AEC_Q100, ISO 26262 standards.
 * Strong Leadership and ability to set standards and drive to targets.
 * This position requires clear, accurate and timely communication both written and verbally.
 * Strong attention to detail, project management and organization skills, and ability to manage multiple projects at the same time in a fast-paced environment with minimal supervision., * Strong team worker within multi-disciplinary and multi-cultural environments. Show inherent sense of urgency and accountability.
 * Excellent communication, presentation, interpersonal and team-work skills.
 * Highly motivated self-starter with a 'can-do' attitude, out-of-the-box thinking, with a willingness to take informed risks to achieve organization goals.

## Description

* Lead Foundry yield improvement through mitigation of systematic and parametric yield detractors
 * Manage Foundry yield excursion and implementation of Continuous Improvement Plan.
 * Manage Foundry safe launch
 * Provide technical guidance on Foundry Fab transfer projects
 * During development, direct wafer lot progress, process skew splits and DOE strategies
 * Support device performance analysis for mixed signal devices.
 * Manage compliance with fab yield, E-test, WAT, inline Cp/CpK metrics
 * Experience with AI/ML predictive modeling to improve projection accuracy for test chips and high-volume products, including correlation of inline process metrics with end-of-line yield and performance, is a plus.
 * Serve as technical liaison to the Foundries, communicate status of process health monitors to internal stakeholders, drive on time wafer out from the fab, continuous improvement deliverables and resolution of critical technical escalations.