> Markdown version of [/jobs/ext/4684127-asic-architect](https://www.wearedevelopers.com/jobs/ext/4684127-asic-architect). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# ASIC Architect

- **Company:** Quantum Dice
- **Location:** München, Germany
- **Contract:** Permanent contract
- **Skills:** Computing Platforms, C++ (Programming Language), Firmware, Data Flow Control, Hardware Design, Python (Programming Language), Software Requirements Analysis, Systems Architecture, Application Specific Integrated Circuits, Instruction Set Architecture, Physical Design
- **Published:** November 12, 2026
- **Apply:** https://startup.jobs/asic-architect-quantum-dice-10748343

## About the Role

* Architectural ownership of >= 1 ASIC taken to successful tape-out (preferably compute accelerator, inference engine, DSP)

 * Hands-on performance modelling (in Python, C++ or equivalent), trade-off analysis & simulation which drove your architectural decisions.
 * Industry tool flow experience (e.g. Synopsys, Cadence, or Siemens)
 * Solid grasp of timing, power and area trade-offs at the architectural level.
 * Experience defining HW/SW interfaces and working with firmware/compiler teams
 * Strong RTL design experience & defined verification strategies on architectural level

## Description

We are seeking an experienced candidate to lead the miniaturisation of our cutting-edge probabilistic computing platform. This role is to own the ASIC architecture of Quantum Dice's probabilistic computing processor end-to-end: from algorithm and ISA through partitioning, microarchitecture, and tape-out., * Requirements analysis

 * System-level and algorithm understanding, HW/SW co-design: arithmetic implementation in hardware. Analysis of programmability, fixed functions, hardware implementation, and host requirements.
 * Functional simulation & building models to drive architectural decisions.
 * System-level architecture & ISA definition: turn workloads into system architecture and instruction set architecture / dataflow models.
 * Trade-off analysis (timing, power, area), own partitioning with physical design awareness
 * Detailed specifications for microarchitectures:
 + RTL requirements definition
 + Memory hierarchy
 + On-chip and inter-chip connectivity
 + Interfacing (analogue domain and software)
 * Overseeing internal IP development & 3rd party IP evaluation
 * Lead the design through verification, signoff, tape-out and bring-up.