> Markdown version of [/jobs/ext/506762-foundry-engineer](https://www.wearedevelopers.com/jobs/ext/506762-foundry-engineer). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md). --- # Foundry Engineer - **Company:** Astera Labs - **Location:** San Jose, CA, United States - **Experience:** Expert - **Contract:** Permanent contract - **Skills:** Computer-Aided Design, Databases, Service-Oriented Architecture, Test Data, Model Validation, Yield Optimization, Physical Design - **Published:** June 7, 2026 - **Apply:** https://www.dice.com/job-detail/5f05a9f9-11d8-48bd-bab0-b06b0813fd9b ## About the Role * B.S or M.S in Electrical Engineering, Material science, Semiconductor engineering or a related technical field * 5+ years of experience in semiconductor device engineering, foundry interface, silicon technology, process integration, yield/process correlation Required Experience: * Working knowledge of semiconductor process flows, device physics, manufacturability, reliability and yield drivers * Experience supporting tapeouts, PDK validation, models, DRC/DFM, silicon bring up * Experience analyzing silicon, wafer-level, process monitors, product test, characterization, or reliability data * Prior experience at a foundry, IDM, fabless semiconductor company or a PDK/enablement organization * Familiarity with SPICE models, process corners, device behavior, layout effects and silicon-to-model correlation * Ability to communicate technical issues clearly across design, CAD, layout, test, products engineering and external foundries * Familiarity with using TSMC as a foundry Preferred Experience: * Experience with advanced FinFET, gate-all-around/nanosheet technologies and BiCMOS technologies * Experience with SRAM, analog/mixed signal, RF, Serdes, low power design constraints * Experience benchmarking foundry nodes using spice models on representative circuits * Experience using foundry models to simulate junction breakdowns, SOA, ESD, aging, reliability or device operating limits We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities. ## Description We are seeking a Senior Foundry Engineer, Silicon Technology to support foundry engagement, silicon-to-model correlation, tapeout readiness, and yield improvement for advanced semiconductor products. This person will work closely with internal design, CAD layout, product engineering, test, reliability, operations teams and external foundry partners to identify risks, assess product impact, and drive timely resolution of process, PDK, model, DRC/DFM, and silicon-related issues. Responsibilities Include * Silicon, process and yield correlation * Analyze process inline data, silicon test data, process drift and process correlation data * Fine tune processes to optimize power, performance and yield * Help identify process related contributors to parametric drift, yield loss, leakage, reliability risk * Work with foundry and internal teams to investigate yield issues and process excursions * Perform layout analysis where needed to understand process sensitivity, failures Tapeout and DFM support * Support product tapeouts, tapeout readiness reviews from a PDK, DRC/DFM, device model and reliability perspective * Run or coordinate DFM checks on products and summarize findings for design and layout teams * Coordinate between foundry and physical design teams to disposition waivers taking performance, leakage, manufacturability and reliability in mind * Document known PDK, model, DRC, DFM or process risks before tapeout * Maintain an internal PDK qualification database across foundries and process nodes to reduce tapeout risk from unnoticed PDK or model changes Foundry and PDK support * Support technical interactions with foundry partners on PDK, device models, process assumptions, design rules, DRC/DFM decks and reliability collateral * Track PDK versions, model updates, DRC/DFM runset changes, and foundry signoff recommendations * Compare PDK changes across versions and summarize potential design, layout, model or signoff impact Device model and circuit model evaluation * Validate model behavior across voltage bias, temperature, process corners, and relevant operating conditions * Compare silicon measurements against SPICE/model predictions and help identify model gaps ## Related Videos - [The Billion Dollar Machine: First Time Right.](https://www.wearedevelopers.com/videos/393-the-billion-dollar-machine-first-time-right) - [Kubernetes and Microservices with Multi-Model Databases](https://www.wearedevelopers.com/videos/382-kubernetes-and-microservices-with-multi-model-databases) - [Dirty Tests And How To Clean Them](https://www.wearedevelopers.com/videos/515-dirty-tests-and-how-to-clean-them) - [Building a fully automated escape room](https://www.wearedevelopers.com/videos/735-building-a-fully-automated-escape-room) - [Strange New Worlds: shaping the future of the digital age](https://www.wearedevelopers.com/videos/677-strange-new-worlds-shaping-the-future-of-the-digital-age) - [Fault Tolerance and Consistency at Scale: Harnessing the Power of Distributed SQL Databases](https://www.wearedevelopers.com/videos/1146-fault-tolerance-and-consistency-at-scale-harnessing-the-power-of-distributed-sql-databases) ## Related Articles - [How We Built a Worry-Free System That Runs for 10+ Years – And What We’d Do Again](https://www.wearedevelopers.com/magazine/751-how-we-built-a-worry-free-system-that-runs-for-10-years-and-what-we-d-do-again) - [Where To Find Software Engineering Jobs](https://www.wearedevelopers.com/magazine/396-where-to-find-software-engineering-jobs) - [Find a Developer Job: 12 Best Job Sites For Developers](https://www.wearedevelopers.com/magazine/165-find-a-developer-job-12-best-job-sites-for-developers) - [How Much FAANG Companies Actually Pay Software Engineers in 2025](https://www.wearedevelopers.com/magazine/230-how-much-faang-companies-actually-pay-software-engineers-in-2025) - [Is Software Engineering Over-Saturated?](https://www.wearedevelopers.com/magazine/418-is-software-engineering-over-saturated) - [What Makes WeAreDevelopers World Congress Different From Every Other Tech Event?](https://www.wearedevelopers.com/magazine/701-what-makes-wearedevelopers-world-congress-different-from-every-other-tech-event)