> Markdown version of [/jobs/ext/516642-senior-fpga-engineer](https://www.wearedevelopers.com/jobs/ext/516642-senior-fpga-engineer). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md). --- # Senior FPGA Engineer - **Company:** Vulcan Inc - **Location:** Carlsbad, CA, United States - **Experience:** Expert - **Salary:** $145,954.0 - $180,000.0 - **Contract:** Permanent contract - **Skills:** Board Bringup, Computer Engineering, Data Transmissions, Extract Transform Load (ETL), Software Debugging, Logic Synthesis of Circuits, Embedded Software, Field-Programmable Gate Array (FPGA), Performance Tuning, System on a Chip, SystemVerilog, Toolchain, Verilog, VHSIC Hardware Description Language (VHDL), Vivado, PIC Microcontroller, Fpga Hardware, Software Defined Radio, Hardware Debugging - **Published:** June 13, 2026 - **Apply:** https://www.indeed.com/viewjob?jk=9953351021175744 ## About the Role Do you have experience in Vivado?, · Bachelor's degree in Electrical Engineering, Computer Engineering, or related field Mid-level: 4+ years of relevant FPGA design experience Senior-level: 8+ years of relevant FPGA design experience · Experience with AMD Toolchain working with Vivado using Xilinx Zynq and RFSOC architectures · Experience with FPGA development using an FPGA design language such as VHDL/ Verilog/System Verilog · Experience with FPGA simulation, timing closure, and hardware debugging · Familiarity with digital design fundamentals, including clock-domain crossing, reset strategy, pipelining, and high-speed interfaces · Experience working with lab equipment such as oscilloscopes, logic analyzers, or protocol analyzers · Ability to work effectively in a multidisciplinary product development environment · Strong written and verbal communication skills Preferred Qualifications · Experience with digital signal processing, communications systems, or software-defined radios · Experience implementing or integrating modem/waveform functions, channel coding, filtering, FFTs, packet/data-path logic, or other DSP building blocks · Familiarity with embedded processors, microcontrollers, or SoC-based FPGA platforms · Experience with AMD/Xilinx toolchains · Experience with hardware verification and environmental or qualification-style testing · Experience in aerospace, satellite, defense, or other high-reliability industries · Familiarity with SWaP-constrained designs or extreme-environment applications · U.S. citizenship and ability to obtain or hold a security clearance, if required for program work ## Description We are seeking a Mid-Level to Senior FPGA Engineer to join our engineering team in Carlsbad, California. In this role, you will help design, implement, integrate, and verify FPGA-based solutions for next-generation software-defined radios and related communications systems mainly using AMD design environments like Vivado and Vitis. Responsibilities · Design, implement, simulate, and verify FPGA/programmable logic solutions for software-defined radio and digital communications systems · Develop FPGA architectures for digital signal processing, data movement, control logic, and high- speed interfaces · Support integration of FPGA designs with RF, analog, digital, and embedded software subsystems · Collaborate with systems, software, hardware, and test engineers to translate requirements into robust implementations · Participate in board bring-up, lab debugging, waveform integration, and system-level verification · Develop and maintain design documentation, interface definitions, test plans, and verification artifacts · Support troubleshooting and performance optimization in prototype and production environments · Contribute to engineering reviews and technical trade studies across new and existing programs, At Vulcan Wireless, you'll work closely with engineers developing advanced communications products that span hardware, embedded software, DSP, verification, and production. Our engineering work includes digital radio design, embedded systems, waveform integration, RF/microwave systems, and testing for harsh operating environments. ## Related Videos - [Speeding up Web Apps performance with WebAssembly and Emscripten](https://www.wearedevelopers.com/videos/1985-speeding-up-web-apps-performance-with-webassembly-and-emscripten) - [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips) - [The Power of Developer Communities](https://www.wearedevelopers.com/videos/1109-the-power-of-developer-communities) - [Unlocking the potential of Digital & IT at Vodafone](https://www.wearedevelopers.com/videos/602-unlocking-the-potential-of-digital-it-at-vodafone) - [Strange New Worlds: shaping the future of the digital age](https://www.wearedevelopers.com/videos/677-strange-new-worlds-shaping-the-future-of-the-digital-age) - [Building Developer Experience - Brick by Brick](https://www.wearedevelopers.com/videos/1461-building-developer-experience-brick-by-brick) ## Related Articles - [Is Software Engineering Over-Saturated?](https://www.wearedevelopers.com/magazine/418-is-software-engineering-over-saturated) - [Where to Find Entry-Level Software Engineering Jobs](https://www.wearedevelopers.com/magazine/397-where-to-find-entry-level-software-engineering-jobs) - [How software is steering vehicle technology](https://www.wearedevelopers.com/magazine/515-how-software-is-steering-vehicle-technology) - [What’s the Difference between a Junior, Mid, and Senior Developer?](https://www.wearedevelopers.com/magazine/238-what-s-the-difference-between-a-junior-mid-and-senior-developer) - [Highest Paying Tech Companies for Developers](https://www.wearedevelopers.com/magazine/220-highest-paying-tech-companies-for-developers) - [Résumé-Driven Development: How IT trends affect the job market for software developers](https://www.wearedevelopers.com/magazine/59-resume-driven-development-how-it-trends-affect-the-job-market-for-software-developers)