> Markdown version of [/jobs/ext/526797-staff-digital-design-engineer-soc-low-power-clocking-integration](https://www.wearedevelopers.com/jobs/ext/526797-staff-digital-design-engineer-soc-low-power-clocking-integration). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# Staff Digital Design Engineer - SOC Low Power, Clocking & Integration

- **Company:** Silicon Labs
- **Location:** Austin, TX, United States
- **Experience:** Expert
- **Salary:** $143,150.0 - $265,850.0
- **Contract:** Permanent contract
- **Skills:** C (Programming Language), Artificial Intelligence, Configuration Management, Communications Protocols, Software Debugging, Multiplexing, Logic Synthesis of Circuits, Perl (Programming Language), Emulators, Python (Programming Language), Perforce, Reduced Instruction Set Computing, Software Engineering, System on a Chip, SystemVerilog, Tcl (Programming Language), Verilog, Backend, Git, Power Analysis (Cryptography), Software Version Control
- **Published:** June 11, 2026
- **Apply:** https://www.indeed.com/viewjob?jk=c7e8090fcf954e63

## About the Role

Do you have experience in Writing skills?, BS/MS in Electrical Engineering

 * 10-20 years of professional experience in digital CMOS IC design, * Demonstrated ability to lead small teams designing complex digital subsystems
 * Strong RTL design expertise using Verilog/System Verilog.
 * Solid understanding of SoC clocking architectures, clock domain crossing (CDC), reset domain crossing (RDC), synchronization techniques, and timing considerations.
 * Extensive experience with low-power design methodologies, including UPF, power gating, retention, isolation, level shifting, and power-aware verification.
 * Strong experience with industry-standard on-chip bus protocols such as AXI, AHB, APB, and related interconnect architectures.
 * Experience integrating complex subsystems, processor clusters, memory subsystems, and third-party IPs into large SoCs.
 * Knowledge of embedded processor systems and C coding
 * Experience with logic simulators for both RTL and gate-level simulation, design/waveform browsers, and power analysis tools
 * Experience with logic synthesis and timing constraints
 * Experience in working with backend team to optimize design for power performance and area.
 * Experience in working with analog and mixed signal designs, to support design integration and verification of these subsystems in SOC.
 * Experience with scripting and automation. Knowledge of Python, Perl, and Tcl
 * Experience with revision control and configuration management systems (such as Perforce, Git, Methodics)
 * Excellent written and verbal communications skills
 * Demonstrated ability to generate high output in a self-driven manner
 * Experience with artificial intelligence (AI) powered tools and technologies used to enhance productivity, analysis, and decision-making.

## Description

The IoT Digital Design team is a state-of-the-art IC design team focused on producing world class Wireless MCU SoCs. The architecture specifications, design, verification, emulation, and implementation of the Wireless MCU SoCs are all the responsibilities of the IoT Digital team. These SoCs include an embedded CPU system with analog and digital peripherals, advanced security, advanced power management, and best in class radios to support a wide range of wireless IoT applications and standards. We strive to provide advanced technology solutions through innovation in custom RISC-V Cores and AI/ML components., The Role as a Staff Digital Design Engineer, you will develop world class, highly integrated, low power, System on a Chip device to serve the IoT wireless market. Responsibilities include the following:

 * Develop complex SOC/chip Architectures with multiple processors, digital and mixed signal subsystems, multiple power, and clock domains with a goal towards optimizing power for specific customer scenarios.
 * Define and implement SoC-level low-power architecture, including power domains, retention, isolation, level shifters, and power sequencing.
 * Develop and integrate UPF/CPF-based power intent across subsystem and SoC hierarchies.
 * Collaborate with architects to define power management strategies that meet performance, power, and area targets.
 * Design and integrate clocking infrastructure, including clock generation, clock distribution, clock gating, clock muxing, reset architectures, and clock monitoring mechanisms.
 * Drive RTL design and integration of power management controllers, clock controllers, reset controllers, and related infrastructure IPs.
 * Prepare and hold architecture, design, and verification reviews with technical staff throughout project lifecycle
 * Analyze and debug low-power and clocking issues identified during simulation, emulation, synthesis, and silicon bring-up.
 * Architect and integrate SoC interconnects and bus fabrics, including AXI, AHB, APB, and other on-chip communication protocols.
 * Lead small teams of design engineers to architect, design and verify digital subsystems.
 * Drive subsystem and SoC integration activities, ensuring seamless connectivity between processors, memories, peripherals, accelerators, and third-party IPs.
 * Drive RTL development and integration of infrastructure IPs, including clock controllers, reset controllers, power management controllers, DMA engines, and bus fabric components.
 * Analyze and debug integration, clocking, power, CDC/RDC, and protocol-related issues throughout the development cycle.
 * Validation/bring-up of designs on silicon, providing support to cross-functional teams


## Related Videos

- [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips)
- [Developing the Backend with Stefan Lingler, CTO at Shpock](https://www.wearedevelopers.com/videos/100360-developing-the-backend-with-stefan-lingler-cto-at-shpock)
- [How a Small Team Shrank a Microsoft Monorepo by 94%](https://www.wearedevelopers.com/videos/1236-how-a-small-team-shrank-a-microsoft-monorepo-by-94)
- [Strange New Worlds: shaping the future of the digital age](https://www.wearedevelopers.com/videos/677-strange-new-worlds-shaping-the-future-of-the-digital-age)
- [Nest.js - TypeScript in the backend can also be clean](https://www.wearedevelopers.com/videos/1033-nest-js-typescript-in-the-backend-can-also-be-clean)
- [Git for Code Reviews](https://www.wearedevelopers.com/videos/429-git-for-code-reviews)

## Related Articles

- [Dev Digest 121 - AI goes offline](https://www.wearedevelopers.com/magazine/456-dev-digest-121-ai-goes-offline)
- [Dev Digest 120 - Apple and peers](https://www.wearedevelopers.com/magazine/455-dev-digest-120-apple-and-peers)
- [Is Software Engineering Over-Saturated?](https://www.wearedevelopers.com/magazine/418-is-software-engineering-over-saturated)
- [Now is the time for industrialized software development](https://www.wearedevelopers.com/magazine/601-now-is-the-time-for-industrialized-software-development)
- [What’s the Difference between a Junior, Mid, and Senior Developer?](https://www.wearedevelopers.com/magazine/238-what-s-the-difference-between-a-junior-mid-and-senior-developer)
- [Why Attend a Developer Event in 2026?](https://www.wearedevelopers.com/magazine/688-why-attend-a-developer-event-in-2026)