> Markdown version of [/jobs/ext/558120-soc-verification-engineer-noc-uvm](https://www.wearedevelopers.com/jobs/ext/558120-soc-verification-engineer-noc-uvm). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# SoC Verification Engineer - NoC / UVM

- **Company:** Advanced Micro Devices, Inc.
- **Location:** San Jose, CA, United States
- **Salary:** $166,400.0
- **Contract:** Permanent contract
- **Skills:** Artificial Intelligence, Very-Large-Scale Integration, Computer Engineering, Software Debugging, Digital Arts, Logic Synthesis of Circuits, Formal Verification, Field-Programmable Gate Array (FPGA), Oracle Virtual Machine, PCI Express, Subsystems, SystemVerilog, Verilog, Application Specific Integrated Circuits
- **Published:** June 13, 2026
- **Apply:** https://diversityjobs.com/career/17242920/Soc-Verification-Engineer-Noc-Uvm-California-San-Jose

## About the Role

You are a skilled verification engineer with strong expertise in SystemVerilog and UVM, and a solid understanding of ASIC/SoC verification methodologies. You have experience verifying complex digital designs, ideally including NoC architectures, and are proficient in constraint-random, coverage-driven, and formal verification (SVA). You are analytical, detail-oriented, and collaborative, with the ability to debug complex issues, drive verification closure, and effectively partner with global design and architecture teams while taking ownership of challenging problems., * Experienced with development of UVM, OVM, VMM and/or System Verilog, Verilog test benches and usage of simulation tools/debug environments like Synopsys VCS, Cadence IES to test block level/full chip SOCs and FPGAs.

 * Strong understanding of state of the art of verification techniques, including assertion and coverage-driven verification.
 * Strong understanding of different phases of ASIC and/or full custom chip development is required.
 * Experience in block level NOC (Net work on Chip) verification is a plus.
 * Verification Experience in protocols like AXI3/4, DDR4/5, HBM, PCIe, Processors, Graphics is a plus.
 * Experience as a verification architect, establishing the verification methodology, tools and infrastructure for high-performance FPGAs, SOCs and/or VLSI designs is a plus.
 * Experience with gate level simulation, power verification, reset verification, contention checking, abstraction techniques is a plus.
 * Familiarity with verification management tools as well as understanding of database management particularly as it pertains to regression management is a plus.
 * Experience with formal property checking tools such as Cadence (IEV), Jasper and Synopsys (VC-Formal, Magellan) is a plus.

ACADEMIC CREDENTIALS:

 * Bachelors or Masters degree in computer engineering/Electrical Engineering

## Description

The verification team at AMD is looking for a Verification Engineer to lead and contribute on the verification of Network on Chip IPs and Subsystems. The individual will help architect, develop and use simulation and/or formal based verification environments, at block and subystem level, to prove the functional correctness of Network-On-Chip (NOC) IPs, subsystems and SOC designs., * Lead and Plan verification of complex digital design blocks by fully understanding the architecture and design specifications

 * Interact with architects and design engineers to create a comprehensive verification testplan
 * Design and architect testbenches in System Verilog and UVM to complete verification of the design in an efficient manner
 * Create and enhance constrained-random and/or directed verification environments, and formally verify designs with System Verilog Assertions (SVA) and industry leading formal tools
 * Debug tests with design engineers to deliver functionally correct design blocks
 * Identify and write coverage measures for stimulus quality improvements
 * Perform coverage analysis to identify verification holes and achieve closure on coverage metrics, AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD's "Responsible AI Policy" is available here.


## Related Videos

- [When testing just doesn’t cut it](https://www.wearedevelopers.com/videos/720-when-testing-just-doesn-t-cut-it)
- [10M Data Records Lost, Underwater Computing, and Psychedelic Fish - Matthias Geniar](https://www.wearedevelopers.com/videos/1908-10m-data-records-lost-underwater-computing-and-psychedelic-fish-matthias-geniar)
- [The Billion Dollar Machine: First Time Right.](https://www.wearedevelopers.com/videos/393-the-billion-dollar-machine-first-time-right)
- [Develop on Windows, Deploy on Red Hat Enterprise Linux](https://www.wearedevelopers.com/videos/1600-develop-on-windows-deploy-on-red-hat-enterprise-linux)
- [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips)
- [Data-Oriented Programming - Version 1.1](https://www.wearedevelopers.com/videos/1634-data-oriented-programming-version-1-1)

## Related Articles

- [Why Attend a Developer Event in 2026?](https://www.wearedevelopers.com/magazine/688-why-attend-a-developer-event-in-2026)
- [Top 6 Hackathons for Developers in 2023](https://www.wearedevelopers.com/magazine/263-top-6-hackathons-for-developers-in-2023)
- [Is Software Engineering Over-Saturated?](https://www.wearedevelopers.com/magazine/418-is-software-engineering-over-saturated)
- [Highest Paying Tech Companies for Developers](https://www.wearedevelopers.com/magazine/220-highest-paying-tech-companies-for-developers)
- [How software is steering vehicle technology](https://www.wearedevelopers.com/magazine/515-how-software-is-steering-vehicle-technology)
- [What Makes WeAreDevelopers World Congress Different From Every Other Tech Event?](https://www.wearedevelopers.com/magazine/701-what-makes-wearedevelopers-world-congress-different-from-every-other-tech-event)