> Markdown version of [/jobs/ext/599532-staff-research-scientist-ai-hardware-co-design](https://www.wearedevelopers.com/jobs/ext/599532-staff-research-scientist-ai-hardware-co-design). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md). --- # Staff Research Scientist, AI-Hardware Co-Design - **Company:** Analog Devices - **Location:** Boston, MA, United States - **Experience:** Experienced - **Salary:** $172,000.0 - $236,500.0 - **Contract:** Permanent contract - **Skills:** Artificial Intelligence, Artificial Neural Networks, Program Optimization, Extract Transform Load (ETL), Data Flow Control, Machine Learning, SystemVerilog, Verilog, Web Application Frameworks, Pytorch, Deep Learning, Data Analytics, Hardware Acceleration, Physical Design - **Published:** June 18, 2026 - **Apply:** https://www.oriontalent.com/search-jobs/career/11619485/staff-research-scientist-ai-hardware-co-design-massachusetts-ma-boston ## About the Role You are a Computer Architect with a deep appreciation for AI, or an AI Researcher with a deep understanding of silicon. You think in terms of data movement, memory bandwidth, and energy-per-operation. You understand that hardware constraints shape algorithmic innovation, just as algorithmic needs must dictate architectural choices. * Educational & Professional Background: You hold a PhD specialized in Computer Architecture or Integrated Circuit Design for AI workloads, and have 3+ years of industry experience applying architectural principles to real-world engineering constraints. * Deep System-Level Hardware Expertise: You possess a profound understanding of how to organize computation and data. You have demonstrated this by either leading the design of complex AI SoCs, or by validating novel architectures through rigorous, cycle-accurate simulation. You operate at the structural level of the machine, optimizing memory hierarchies, on-chip networks, and execution models to solve complex data movement and efficiency challenges. * Edge AI & Model Optimization: You possess deep expertise in hardware-aware deep learning. You are proficient in modern frameworks (PyTorch, JAX) and capable of training or fine-tuning models to validate architectural hypotheses. You go beyond standard backbones to master the optimal mapping of computational graphs to silicon, orchestrating dataflow, tiling, and quantization (INT8, mixed-precision) to maximize arithmetic intensity within strict edge power budgets. * Innovation Mindset: You navigate the ambiguity of early-stage innovation with creative persistence, translating open challenges into concrete technical roadmaps. You excel at decision-making under uncertainty, justifying how your architectural trade-offs directly address the problem and create value. You distinguish yourself with: * Proven Silicon Execution: You have successfully taped out a complex SoC or a custom AI accelerator. You understand the harsh reality of physical design-from timing closure to power delivery-and how these downstream constraints influence early-stage architectural decisions. * DSP & Signal Fluency: You are comfortable discussing Fourier transforms, noise floors, and sampling rates. You understand the intersection of classical Digital Signal Processing (DSP) and deep learning, capable of architecting systems where neural networks and traditional signal chains work in concert to extract information from noisy physical data. * Hands-on RTL Experience: Familiarity with Verilog/SystemVerilog or modern hardware construction languages (Chisel, PyMTL) is a strong plus, even if you will not be writing production RTL daily. * Strong publication record in top conferences and/or journals ## Description The Algorithmic Solutions Group develops cutting-edge, efficient algorithms to bring intelligence to the physical world. We fuse state-of-the-art machine learning with deep domain expertise to convert raw physical data into actionable insights, solving the hard problems where off-the-shelf solutions fall short., * Strategic Problem Definition: Collaborate with business leads and domain experts to identify opportunities where intelligent systems-integrating sensing, actuation, and tightly coupled algorithms-can solve previously impossible problems. You will focus on challenges that require holistic system innovation rather than just off-the-shelf components. * Research-to-Product: Lead technical execution from architectural design to validated proof-of-concept. You will partner with researchers and hardware engineers to bridge the gap between abstract research ideas and deployable solutions. * Feasibility analysis: Act as the "Physics of Compute" anchor for the research team. You will use high-fidelity simulation, modeling, and proof-of-concepts to quantify the impact of memory hierarchy, dataflow, and precision on system performance-distinguishing between viable product paths and impractical research concepts. * System-Level Architecture & Co-Design: Drive the simultaneous optimization of algorithms and hardware. You will treat the algorithm and the compute engine as a unified design space, adapting neural architectures to exploit specific hardware capabilities while selecting the optimal compute substrate-from ultra-low-power MCUs to custom accelerators-to meet strict power and area constraints. * Thought Leadership: Maintain a deep awareness of the evolving AI hardware and algorithm landscape. You will bring the best ideas from the academic and industrial communities into ADI, mentoring junior engineers and guiding the team toward state-of-the-art compute paradigms. ## Related Videos - [Photonic Computing: Programming a New Class of AI Accelerators (incl. Live Coding)](https://www.wearedevelopers.com/videos/100196-photonic-computing-programming-a-new-class-of-ai-accelerators-incl-live-coding) - [Trends, Challenges and Best Practices for AI at the Edge](https://www.wearedevelopers.com/videos/630-trends-challenges-and-best-practices-for-ai-at-the-edge) - [Serverless deployment of (large) NLP models ](https://www.wearedevelopers.com/videos/158-serverless-deployment-of-large-nlp-models) - [The Future of Computing: AI Technologies in the Exascale Era](https://www.wearedevelopers.com/videos/1106-the-future-of-computing-ai-technologies-in-the-exascale-era) - [Geometric deep learning for drug discovery](https://www.wearedevelopers.com/videos/264-geometric-deep-learning-for-drug-discovery) - [From Perception to Autonomy: Building Agentic Edge AI Robots with ROS 2](https://www.wearedevelopers.com/videos/100295-from-perception-to-autonomy-building-agentic-edge-ai-robots-with-ros-2) ## Related Articles - [How to Become an AI Engineer](https://www.wearedevelopers.com/magazine/331-how-to-become-an-ai-engineer) - [Navigating the AI Shift](https://www.wearedevelopers.com/magazine/629-navigating-the-ai-shift) - [Stephan Gillich - Bringing AI Everywhere](https://www.wearedevelopers.com/magazine/489-stephan-gillich-bringing-ai-everywhere) - [Graph and AI Trends 2026: Why Is AI Running but Not Yet Delivering?](https://www.wearedevelopers.com/magazine/680-graph-and-ai-trends-2026-why-is-ai-running-but-not-yet-delivering) - [MLOps And AI Driven Development](https://www.wearedevelopers.com/magazine/82-mlops-and-ai-driven-development) - [What Industries Outside of AI Are Hiring The Most AI Experts?](https://www.wearedevelopers.com/magazine/98-what-industries-outside-of-ai-are-hiring-the-most-ai-experts)