> Markdown version of [/jobs/ext/624029-micro-architect-logic-designer-coherent-interconnect](https://www.wearedevelopers.com/jobs/ext/624029-micro-architect-logic-designer-coherent-interconnect). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md). --- # Micro-architect/Logic Designer, Coherent Interconnect - **Company:** Samsung - **Location:** San Jose, CA, United States - **Experience:** Expert - **Salary:** $151,000.0 - **Contract:** Permanent contract - **Skills:** Computer-Aided Design, Computer Engineering, Microarchitecture, Software Debugging, Digital Arts, Logic Synthesis of Circuits, Perl (Programming Language), Network Topologies, Python (Programming Language), Static Timing Analysis, Verilog, VHSIC Hardware Description Language (VHDL), Network Switches, Scripting, Application Specific Integrated Circuits, Caching, Information Technology, Physical Design - **Published:** June 12, 2026 - **Apply:** https://sec.wd3.myworkdayjobs.com/Samsung_Careers/job/3655-N-1st-St-San-Jose-CA-USA/Micro-architect-Logic-Designer--Coherent-Interconnect_R117841 ## About the Role * 10+ years of experience with a Bachelor's degree in Computer Science/Computer Engineering/relevant technical field, or 8+ years of experience with a Master's degree, or 6+ years of experience with a PhD * Strong background owning and driving the RTL design of various sub-blocks of the coherent interconnect or memory controller or LLC for the high performance digital designs * Demonstrated successful architectural through RTL design experience on high performance digital designs * Verilog expertise is required as is a deep understanding of ASIC design flow including RTL design, verification, logic synthesis, prototyping, DFT, timing analysis, floor-planning, ECO, bring-up & lab debug. * Knowledge of system caches and directory snoop filter protocols. * Familiarity with different on-chip network topologies: mesh, ring, crossbar. * Experience in leading and mentoring a team of engineers. * Knowledge of in Arm AMBA5 CHI, AMBA4 ACE or AXI coherent interconnect and bus protocols * Knowledge of memory subsystem design including coherent cache design. * Strong communication and interpersonal skills are required along with the ability to work in a dynamic, global team. Preferred candidates will possess the following: * Knowledge of Verilog/VHDL, scripting, STA, DFT, ECO flows. * Proficient in AMBA, ACE, AXI, CHI protocols. * Knowledge of coherent interconnect, memory controller, and/or cache design. * Knowledge of memory subsystem, coherency, directory snoop filter protocols. * Familiarity with different on-chip network topologies: mesh, ring, crossbar. * Experience with a scripting language like Perl or Python., This position requires the ability to access information subject to U.S. export control restrictions. Applicants must have the ability to access export-controlled information or be eligible to receive a government authorization to access export-controlled information. ## Description As a Micro-Architect/Logic Designer, you will be responsible for leading the micro-architecture development of custom coherent interconnect IP and last level cache blocks. In this role you will be interacting with the system architects, verification, performance/power, and design implementation teams. You will be owning and driving the critical coherent interconnect related RTL design, performance and power optimization and also work on logic debug and timing closure of the design. Solid engineer foundation and RTL design experience are desired for success. This role is open to being hired at various levels, based on the individual's background, experience, and skillset. * Drive the timely development of custom coherent interconnect IP and/or last level cache [LLC] blocks. * Partner with architects to help define next-generation Samsung coherent interconnects and LLC. * Perform microarchitecture development and specification - from early high-level architectural exploration through micro architectural research and arriving at a detailed specification * Work alongside the verification team to verify the functionality and correctness of the design. * Collaborate with implementation to achieve your timing and area. * Produce quality RTL on schedule meeting PPA goals * Engage with performance and power team on achieving performance and power goals. * Work with the physical design and CAD team to resolve implementation level details. * Help mentor junior engineers in the team., Our System IP team develops proprietary coherent interconnect and memory controller deployed in many high-volume products. Our team plays a key role in influencing the product roadmap for a market-leading system IP solutions. We focus on delivering system modeling capability based on optimization and use-case-driven analysis (gaming, computational photography) that enables a world-class memory subsystem. With architecture scalability at the frontier of our design focus, our performance- and power-optimized IP solution gets integrated into complex semiconductor products, aiming to reach multiple market segments. Being part of a new team of talented individuals with vastly diverse backgrounds and skill sets at a well-established global company means you have limitless room to explore, innovate, and expand role responsibilities to build technical expertise. With a big charter ahead, we get to do challenging work and solve unique problems in a highly collaborative and supportive environment. You will always be learning while helping us shape the team's culture. ## Related Videos - [JavaScript? No. Java Scripts! - Scripting with Java](https://www.wearedevelopers.com/videos/2094-javascript-no-java-scripts-scripting-with-java) - [HTTP headers that make your website go faster](https://www.wearedevelopers.com/videos/1676-http-headers-that-make-your-website-go-faster) - [Strange New Worlds: shaping the future of the digital age](https://www.wearedevelopers.com/videos/677-strange-new-worlds-shaping-the-future-of-the-digital-age) - [Intermediate Bitcoin Script](https://www.wearedevelopers.com/videos/25-intermediate-bitcoin-script) - [Event based cache invalidation in GraphQL](https://www.wearedevelopers.com/videos/433-event-based-cache-invalidation-in-graphql) - [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips) ## Related Articles - [Dev Digest 121 - AI goes offline](https://www.wearedevelopers.com/magazine/456-dev-digest-121-ai-goes-offline) - [Is Software Engineering Over-Saturated?](https://www.wearedevelopers.com/magazine/418-is-software-engineering-over-saturated) - [Dev Digest 120 - Apple and peers](https://www.wearedevelopers.com/magazine/455-dev-digest-120-apple-and-peers) - [Highest Paying Tech Companies for Developers](https://www.wearedevelopers.com/magazine/220-highest-paying-tech-companies-for-developers) - [Why Attend a Developer Event in 2026?](https://www.wearedevelopers.com/magazine/688-why-attend-a-developer-event-in-2026) - [Data Science & more: The Lopez dilemma](https://www.wearedevelopers.com/magazine/10-data-science-more-the-lopez-dilemma)