> Markdown version of [/jobs/ext/91333-asic-dft-engineer](https://www.wearedevelopers.com/jobs/ext/91333-asic-dft-engineer). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md). --- # ASIC DFT Engineer - **Company:** Broadcom - **Location:** Fort Collins, CO, United States - **Experience:** Expert - **Salary:** $108,000.0 - $172,800.0 - **Contract:** Permanent contract - **Skills:** Data Analysis, C++ (Programming Language), Computer Engineering, Software Debugging, Perl (Programming Language), Ethernet, Python (Programming Language), PCI Express, Broadcom, Ruby, Statistical Process Control (SPC), Tcl (Programming Language), Verilog, Application Specific Integrated Circuits, Yield Optimization, Physical Design - **Published:** May 24, 2026 - **Apply:** https://www.juju.com/job/00000000g1rot5 ## About the Role + Strong DFT background (such as IO and Analog DFT, ATPG and/or Scan, BIST, and others) + Scan Insertion and scan compression background (DFT Compiler, Mentor TestKompress, etc.) + Logic BIST design and debug experience + Well-versed in ATPG vector generation, simulation, and debugging. (TetraMax, Fastscan) + Experience in Verilog coding, testbench generation & simulation + Memory BIST insertion and verification experience on embedded (SRAM, CAM, eDRAM, ROM) + Boundary scan Verification and test vector generation. Should have good knowledge in IEEE1149.1 and IEEE1149.6 + Basic knowledge Test-STA and constraints + Strong background on IEE1687, IJTAG, ICL and PDL + The ability to work in a multi-disciplined, cross-department environment + Solid knowledge in analog and digital circuit design, and device physics fundamentals + Good understanding of Si processing, logical and physical synthesis, and transistor reliability principles + Excellent problem solving, debug, root cause analysis and communication skills + Strong understanding of statistical process control and data analysis techniques to drive silicon yield improvements and quality metrics + Project management capabilities to track and prioritize competing deliverables across cross-functional stakeholders including Test Engineering, Reliability, and Operations. + Experience working on ATE is a plus + Experience with Serdes, DDR, PCIE, ENET, CXL IOBIST verification and silicon debug is a plus + Experience working on Tessent SSN is a plus, + Bachelors in Electrical/Electronic/Computer Engineering and 8+ years of relevant industry experience or Masters Degree in Electrical/Electronic/Computer Engineering and 6+ years of relevant industry experience ## Description Broadcom's ASIC Product Division (APD) is seeking candidates for a DFT position at our Fort Collins, Colorado, Development Center. The successful candidate will be responsible for leading DFT programs all the way from chip level DFT specification, through to implementation and verification culminating in successfully releasing products to production. The candidate would be required to work on various phases of SoC DFT related activities for APD's designs - DFT Architecture, Test insertion and verification, Pattern generation, Coverage improvement, Post silicon debug and yield improvement to meet the product test metrics. It involves working with the Physical Design & STA team for DFT mode timing closure. The role could also involve direct interaction with external customers. It is expected that you can code using TCL, PERL, RUBY, PYTHON, C++ or similar. Responsibilities: + Understanding Broadcom & customer DFT feature requirements & DPPM goals & defining appropriate DFT specifications for the ASIC + Implementing DFT, including Scan, MBIST, TAP, LBIST, IO, SerDes and other I/P DFT integration + Candidate's primary responsibilities will be ATPG & Verification at chip level, Rapid bring-up at ATE and RMA support + Working closely with STA and DI Engineers design closure for test + Generating, Verifying & Debugging Test vectors before tape release. + Validating & Debugging Test vectors on ATE during the silicon bring up phase + Assisting with silicon failure analysis, diagnostics & yield improvement efforts + Interfacing with the customer, physical design and test engineering/manufacturing teams located globally + Working closely with I/P DFT engineers & other stakeholders ## Related Videos - [The Billion Dollar Machine: First Time Right.](https://www.wearedevelopers.com/videos/393-the-billion-dollar-machine-first-time-right) - [The Gashlycrumb Tinies of AI Networking You Must Know (or Languish!)](https://www.wearedevelopers.com/videos/2067-the-gashlycrumb-tinies-of-ai-networking-you-must-know-or-languish) - [Coffee with Developers: David Heinemeier Hansson](https://www.wearedevelopers.com/videos/875-coffee-with-developers-david-heinemeier-hansson) - [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips) - [Docker network without Docker](https://www.wearedevelopers.com/videos/1418-docker-network-without-docker) - [Coroutine explained yet again 60 years later](https://www.wearedevelopers.com/videos/690-coroutine-explained-yet-again-60-years-later) ## Related Articles - [Résumé-Driven Development: How IT trends affect the job market for software developers](https://www.wearedevelopers.com/magazine/59-resume-driven-development-how-it-trends-affect-the-job-market-for-software-developers) - [7 Important Tips That Every Software Developer Should Know](https://www.wearedevelopers.com/magazine/101-7-important-tips-that-every-software-developer-should-know) - [Is Software Engineering Over-Saturated?](https://www.wearedevelopers.com/magazine/418-is-software-engineering-over-saturated) - [Highest Paying Tech Companies for Developers](https://www.wearedevelopers.com/magazine/220-highest-paying-tech-companies-for-developers) - [Should senior developers refuse interview coding challenges?](https://www.wearedevelopers.com/magazine/29-should-senior-developers-refuse-interview-coding-challenges) - [Top Characteristics of a Software Engineer](https://www.wearedevelopers.com/magazine/166-top-characteristics-of-a-software-engineer)