> Markdown version of [/jobs/ext/935555-staff-digital-design-engineer-ai-ml](https://www.wearedevelopers.com/jobs/ext/935555-staff-digital-design-engineer-ai-ml). Every page supports `.md` or `Accept: text/markdown`. Links point to the HTML versions so they work for humans too. Agent guide: [/agents.md](https://www.wearedevelopers.com/agents.md).

---

# Staff Digital Design Engineer (AI/ML)

- **Company:** Analog Devices
- **Location:** Maricopa County, AZ, United States
- **Experience:** Expert
- **Contract:** Permanent contract
- **Skills:** Artificial Intelligence, Bash Shell, Digital Arts, Logic Synthesis of Circuits, Electronic Design Automation, Formal Verification, Python (Programming Language), Machine Learning, Release Management, Static Timing Analysis, SystemVerilog, Tcl (Programming Language), Technical Data Management Systems, Universal Asynchronous Receiver/Transmitter, Verilog, Scripting, Serial Peripheral Interface, Power Analysis (Cryptography), Physical Design
- **Published:** June 12, 2026
- **Apply:** https://www.oriontalent.com/search-jobs/career/11617508/staff-digital-design-engineer-ai-ml-arizona-az-east-elliot

## About the Role

* MSEE or MSCE with 7+ years of digital IC design experience, or PhD with 5+ years (BSEE/BSCE with equivalent depth considered)
 * Strong RTL design skills in Verilog/SystemVerilog with experience delivering complex digital subsystems
 * Demonstrated ability to deliver digital designs through tape-out, silicon validation, and production release
 * Solid scripting skills (Python, Tcl, shell) with experience applying AI/ML techniques to enhance productivity
 * Knowledge of synthesis, static timing analysis, DFT (scan, ATPG, BIST), and clock domain crossing methodologies
 * Proficiency with Cadence digital design tools: Genus, Innovus, Tempus, Conformal
 * Excellent presentation, technical writing, and communication skills, * Curiosity and initiative to explore AI/ML techniques and emerging tools that can transform design workflows, with an enthusiasm for discovering more effective ways of working
 * Working knowledge of place-and-route (Innovus), floorplanning, and physical-aware design techniques
 * Experience with low-power design techniques including multi-voltage domains, power gating, and UPF
 * Familiarity with digital interfaces (I2C, SPI, UART) and mixed-signal SoC integration
 * Strong analytical and problem-solving abilities

## Description

As a Staff Digital Design Engineer, you will develop complex digital subsystems within ADI's mixed-signal and power management ICs. You will apply AI/ML techniques to improve design automation, optimization, and productivity across the digital design flow. Your work will contribute to products spanning multiple business units, directly supporting how ADI integrates advanced digital functionality into next-generation products., * Apply AI/ML methodologies to improve synthesis results, timing closure, power estimation, and design space exploration

 * Develop and implement digital subsystems for mixed-signal ICs, including control logic, digital interfaces, and on-chip processing blocks
 * Execute RTL design, coding, and optimization in Verilog/SystemVerilog for performance, area, and power targets
 * Perform synthesis with timing and placement constraints (Genus), static timing analysis and power analysis (Tempus), and logical equivalence checking (Conformal)
 * Participate in architecture and design reviews, contributing technical analysis on timing, area, power, and testability trade-offs
 * Collaborate with analog design teams to implement and integrate digital-analog interfaces and control architectures, * Application of AI/ML-driven workflows to improve design quality, turnaround time, or coverage
 * Block-level digital subsystem ownership from specification through silicon bring-up and production validation
 * Clock domain crossing analysis, lint, and formal verification for multi-clock digital architectures
 * DFT implementation including scan insertion, ATPG pattern generation, and fault coverage closure

Collaboration and Impact

 * Share AI/ML-driven improvements to digital design workflows and best practices with team members
 * Work with analog design, verification, and applications teams to implement digital control architectures that meet system-level requirements
 * Contribute to design reviews and cross-team technical discussions

For positions requiring access to technical data, Analog Devices, Inc. may have to obtain export licensing approval from the U.S. Department of Commerce - Bureau of Industry and Security and/or the U.S. Department of State - Directorate of Defense Trade Controls. As such, applicants for this position - except US Citizens, US Permanent Residents, and protected individuals as defined by 8 U.S.C. 1324b(a)(3) - may have to go through an export licensing review process.


## Related Videos

- [The Billion Dollar Machine: First Time Right.](https://www.wearedevelopers.com/videos/393-the-billion-dollar-machine-first-time-right)
- [Old tools, new tricks](https://www.wearedevelopers.com/videos/1916-old-tools-new-tricks)
- [JavaScript? No. Java Scripts! - Scripting with Java](https://www.wearedevelopers.com/videos/2094-javascript-no-java-scripts-scripting-with-java)
- [More efficient software for more efficient microchips](https://www.wearedevelopers.com/videos/1164-more-efficient-software-for-more-efficient-microchips)
- [MCP doesn’t suck — your agent does](https://www.wearedevelopers.com/videos/100202-mcp-doesn-t-suck-your-agent-does)
- [Intermediate Bitcoin Script](https://www.wearedevelopers.com/videos/25-intermediate-bitcoin-script)

## Related Articles

- [How to Become an AI Engineer](https://www.wearedevelopers.com/magazine/331-how-to-become-an-ai-engineer)
- [Dev Digest 121 - AI goes offline](https://www.wearedevelopers.com/magazine/456-dev-digest-121-ai-goes-offline)
- [Dev Digest 164: AI Agents, AI Blindspots and MCP security problems](https://www.wearedevelopers.com/magazine/578-dev-digest-164-ai-agents-ai-blindspots-and-mcp-security-problems)
- [Dev Digest 120 - Apple and peers](https://www.wearedevelopers.com/magazine/455-dev-digest-120-apple-and-peers)
- [Dev Digest 132 - Binging WADFlix?](https://www.wearedevelopers.com/magazine/473-dev-digest-132-binging-wadflix)
- [Dev Digest 201: Don't Stop Thinking, AI Slop vs. OSS Security, Rank Things](https://www.wearedevelopers.com/magazine/674-dev-digest-201-don-t-stop-thinking-ai-slop-vs-oss-security-rank-things)