Silicon Design Engineer
Role details
Job location
Tech stack
Job description
As a Silicon Design Engineer you will focus on the development and productization of parameterized IP for inclusion to AMD IP libraries targeting AMD FPGA programmable logic and AMD AIE array processors., * Design, development and productization of DSP and linear algebra IP solutions which target AMD FPGA programmable logic and AMD AI Engine array processors., AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process. AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD's "Responsible AI Policy" is available here. This posting is for an existing vacancy.
Requirements
You will have a passion for digital design, innovative solutions, and digital signal processing. You are a team player who has excellent communication skills, strong problem-solving skills and ready for continuous learning., * Proficient in HDL, design capture (VHDL, System Verilog, C/C++)
-
Experience in Digital Signal processing and Linear Algebra
-
Experience in digital design techniques, especially for high speed
-
Experience in digital design, Digital Signal Processing, Linear Algebra.
-
Experience in GIT, Perforce, Unix
-
Familiarity with scripting languages such as Python, Perl, Tcl., * Bachelor's, Master's in Computer Engineering, Computer Science or Electrical and Electronic Engineering