Hardware Layout Engineer

VeroTech
Leuven, Belgium
2 months ago

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Working hours
Regular working hours
Languages
English
Job source

Tech stack

Altium Designer Signal Integrity Pcb Layout

Job description

As a Hardware Layout Engineer at VeroTech, you will be responsible for designing and implementing high-quality PCB layouts for advanced electronic systems. You will have the opportunity to work on translating complex schematics into manufacturable and reliable PCB designs, supporting prototype and low-volume production projects., * Design and implement high-quality PCB layouts for advanced electronic systems.

  • Translate schematics into manufacturable and reliable PCB designs.
  • Support prototype and low-volume production projects with a focus on delivery excellence.

Requirements

  • Strong technical background in electronics and PCB design.
  • Proficiency in Altium design software.
  • Strong understanding of signal integrity and power integrity.
  • Experience with flex PCB design.
  • Excellent English communication skills.

About the company

At VeroTech, you’re part of a real community where engineers grow and thrive together while working on cutting-edge projects in several sectors, enjoying flexibility and true support from colleagues. We offer personalized career development tailored to your ambitions, hybrid work options, and a strong focus on learning and growth. You’ll enjoy regular teambuilding activities in a collaborative environment, along with a broad salary package that includes a company car, monthly net allowances, a yearly bonus, insurances, meal vouchers and eco-cheques.

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on verotech.be

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

1:16 min

Training against media augmentations to preserve signal integrity

Haoqi Wu Haoqi Wu · WWC Europe 2026

5:24 min

Engineering domains and technology innovation initiatives at Bosch Vienna

Georg Kühberger +1 · LIVE

4:17 min

Integrating signals with libraries and NgRx

Daniela Bonvini · LIVE

5:12 min

Testing simulated foldable layouts and anticipating multi-fold hardware

Matthew Atkinson Matthew Atkinson

4:18 min

Prioritizing communication and structural awareness over strict tool mastery

Liam Hurrel +1 · WWC 2021

2:02 min

Integrating cost signals into pull requests and code

Christian Grieger Christian Grieger · Europe 2026 Virtual

Videos

See all

Related articles

See all