Senior Digital Design Verification Engineer...

NVIDIA Ltd.
Santa Clara, CA, United States
about 1 month ago

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Experience level
Expert
Experience required
5 years minimum
Compensation
$136,000.0 - $218,500.0
Working hours
Regular working hours
Job source

Tech stack

Artificial Intelligence Analog Electronics Computer Engineering Microarchitecture Software Debugging Logic Synthesis of Circuits Perl (Programming Language) Serial ATA Formal Verification Python (Programming Language) PCI Express Subsystems
+6 more
SystemVerilog USB Software Verification Deep Learning Information Technology Programming Languages

Job description

As a Senior Digital Design Verification Engineer at NVIDIA, you’ll verify the design and implementation of our cutting edge SerDes IPs. This ground breaking technology will enable and accelerate gaming, artificial intelligence, deep learning, and autonomous driving. We have put together a best-in-class team that delivers IPs that will be consumed by standard as well as industry-leading proprietary high-speed protocols!

What you’ll be doing:

  • Verification of the digital design, golden models and micro-architecture of the SerDes IPs using advanced verification methodologies such as UVM.

  • Build reusable bus functional models, monitors, checkers and scoreboards following coverage driven verification methodology.

  • Responsible for understanding the design and implementation, define the verification scope, develop the verification infrastructure and verify the correctness of the design.

  • Write and implement test plan and thoroughly verify a design in a product shipment focused / compressed schedule.

  • Work with architects, designers, and pre and post silicon verification teams to accomplish your tasks.

Requirements

  • Bachelors or Masters Degree (or equivalent experience) in Electrical Engineering, Computer Science, or Computer Engineering

  • At least 5 years of validated experience.

  • Background in verification at Unit/Sub-system/SOC level and expertise in SystemVerilog a must.

  • Experience using random stimulus along with functional coverage and assertion-based verification methodologies a must.

  • Experience in verification methodologies like UVM/VMM and exposure to industry standard verification tools for simulation and debug.

Ways to stand out from the crowd:

  • Expertise in bus or interconnect protocols (e.g. PCI Express, USB, SATA) a huge plus.

  • Experience in verifying complex SerDes system, understanding mixed-signal designs, and have experience in modeling of analog circuits a huge plus.

  • Perl, Python, C/C++ programming language experience.

  • Good debugging and analytical skills.

  • Good interpersonal skills & dream to work as a phenomenal teammate.

Benefits & conditions

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 218,500 USD for Level 3, and 168,000 USD - 264,500 USD for Level 4.

About the company

We’re now looking for a Senior Digital Design Verification Engineer! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI - the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can tackle, and that matter to the world. This is our life’s work, to amplify human imagination and intelligence. Make the choice to join our diverse team today!

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on www.juju.com

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

5:35 min

Direct hardware communication using the Web USB API

Rowdy Rabouw Rowdy Rabouw · WWC 2025

2:05 min

Finding product boundaries using lack of cohesion metric grouping

Pratishtha Pandey Pratishtha Pandey · WWC 2024

59 sec

State of the art in software verification

Onur Kasimlar Onur Kasimlar · WWC 2025

2:55 min

Bidirectional hardware communication using the web USB API

George Cave · WWC 2023

3:20 min

Certifying safety-critical automotive software and deploying progressive testing strategies

David Romić · WWC 2023

2:20 min

Evaluating remote hardware allocations for localized infrastructure constraints

Paul Graham Paul Graham · LIVE

Videos

See all

Related articles

See all