Senior Memory System Engineer

NVIDIA Ltd.
Santa Clara, CA, United States
about 1 month ago

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Experience level
Expert
Experience required
10 years minimum
Compensation
$184,000.0 - $287,500.0
Working hours
Regular working hours
Job source

Tech stack

Systems Engineering Software Documentation Computer Engineering Software Debugging Microprocessors Dynamic Random-Access Memory Firmware Python (Programming Language) Subsystems Systems Architecture Virtual Memory Application Specific Integrated Circuits
+1 more
Pcb Layout

Job description

NVIDIA is now looking for a Senior Memory System Engineer to join our ASIC Memory Subsystem team! As a Senior Systems Engineer at NVIDIA, you’ll join a group of hardworking engineers to develop and architect innovative Memory Solution for Tegra SoCs. In this position, you’ll make a real impact in a multifaceted, technology-focused company. You will work with memory controller/PHY and Platform / System architect, Firmware, SI/PI, Memory suppliers to design and architect cutting edge, high speed and lower power memory technology for NVIDIA CPUs and SOCs.

What You Will Be Doing:

  • Analyze future DDR/LPDDR/HBM technologies to determine optimum performance, power, function and RAS in memory for Next generation SOC and Systems.

  • Collaborate with ASIC Architects, Designers, Software and Firmware SW/FW teams to drive memory technology and associated requirements for memory controllers.

  • Define Memory module, Package, and PCB layouts appropriate to the system workloads

  • Debug and bring up memory evaluation / validation and failure issues on memory technology.

  • Collaborate with DRAM suppliers and industry partners on to develop memory and memory related component technology.

Requirements

  • Bachelor’s degree or master’s degree in Electrical Engineering, Computer Engineering (CE), or a related field (or equivalent experience)

  • 10 years of proven track record in DRAM design, module design, or memory sub system design.

  • Deep understanding and strong fundamental of memory design, features, ECC algorithm, SI and PI (Training algorithm) in DDR, LPDDR, and HBM.

  • Strong understanding of memory sub system level interaction with Cache, Memory controller and PHY.

  • Experience in the design, bring-up and validation for memory failure analysis

  • Experience with Python, C/C++ for development and memory workload analysis.

  • Strong user documentation and interpersonal skills

Benefits & conditions

With competitive salaries and a generous benefits package, we are widely considered to be one of the technology world’s most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us and, due to unprecedented growth, our best-in-class engineering teams are rapidly growing. If you’re creative and autonomous, we want to hear from you!

LI-Hybrid

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 184,000 USD - 287,500 USD for Level 4, and 224,000 USD - 356,500 USD for Level 5.

You will also be eligible for equity and benefits (https://www.nvidia.com/en-us/benefits/) .

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on www.juju.com

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

2:19 min

Orchestrating over-the-air firmware updates for vehicle modules

Denis Grahovac · WWC 2021

2:05 min

Finding product boundaries using lack of cohesion metric grouping

Pratishtha Pandey Pratishtha Pandey · WWC 2024

4:54 min

NVIDIA local and edge AI hardware capabilities overview

Joerg Krall Joerg Krall · WWC Europe 2026

2:20 min

Utilizing custom firmware for variable torque manipulation

Daniel Meilak Daniel Meilak +1 · WWC Europe 2026

1:25 min

Computer memory architecture and hardware hierarchy

Alex Gorbunov Alex Gorbunov · Europe 2026 Virtual

2:20 min

Evaluating remote hardware allocations for localized infrastructure constraints

Paul Graham Paul Graham · LIVE

Videos

See all

Related articles

See all