Sr. Staff/Staff Engineer, Digital Design

InnoPhase, Inc.
San Diego, CA, United States
2 months ago
Apply on www.indeed.com
Prepare application

Role details

Contract type
Permanent contract
Employment type
Full-time (> 32 hours)
Experience level
Expert
Working hours
Regular working hours
Job source

Tech stack

Logic Synthesis of Circuits Firmware Python (Programming Language) Static Timing Analysis SystemVerilog Tcl (Programming Language) Strategies of Testing Verilog U-Boot

Job description

If you are keen to work with a bunch of brilliant people with various backgrounds, if you share the same value of working smart and celebrating successes, if you have enthusiasm for big technology in a small company, if your goals are to learn and experience different aspects of work-not just singing the same song every day, you’ll find your playground at Innophase IoT.

We are looking for people seeking AWESOMENESS! If you’re good at what you do, you can work anywhere. If you’re the best at what you do, come work at Innophase IoT!

As a Sr. Staff/Staff Digital Design Engineer, you will be working with a team of design engineers to develop novel SoC products for connectivity and communication. You will also be a key contributor to product definition and resulting detailed device performance and functional requirements specifications. In addition to delivering high quality digital solutions, the team supports other disciplines with work product such as Verilog stimulus files, test benches for device bring up/characterization, test vectors for product manufacturing., * Contribute to SoC architecture development for high-performance low-power IoT devices

  • Employ skills in SystemVerilog, Python, Tcl, UPF to bring designs from concept through architecture to silicon and, finally, high-volume production
  • Work cross-functionally with Systems/RF/software/firmware/verification/validation/operations teams
  • Support schedule and resource planning to deliver products to market on time
  • Help to define digital/system design and implementation methodologies and test strategies and flows

Requirements

  • Theoretical and practical knowledge of SoC architectures employing embedded processors
  • Familiarity with common bus architectures like AXI/AHB/APB/OBI
  • Deep RTL design knowledge (SystemVerilog)
  • Experience with multi-clock and multi-power domain systems and strategies to control and minimize power consumption
  • Understanding of timing constraints, static timing analysis and timing closure
  • Experience with Arm TrustZone, device lifecycle states, Secure Boot, and PSA Certified Level 2+ security.
  • MS/PhD EE/CS preferred

Desirable Skills

  • You have an engineering mindset, and you believe that communication is key to growing a team stronger
  • Able to work effectively with incomplete or changing requirements

Apply for this position

This job is hosted externally. Click below to view the full posting and apply.

Apply on www.indeed.com
Prepare application

Good distractions

Talks and stories from around this role — technically off-topic, practically not.

2:19 min

Orchestrating over-the-air firmware updates for vehicle modules

Denis Grahovac · World Congress 2021

8:07 min

Transitioning from web development to constrained hardware engineering

Philipp-Alexander Blum · LIVE

2:20 min

Utilizing custom firmware for variable torque manipulation

Daniel Meilak Daniel Meilak +1 · World Congress 2026 Europe

1:20 min

Identifying multi-disciplinary talent for developer experience engineering roles

Hazal Mestci +1 · Coffee With Developers

4:18 min

Prioritizing communication and structural awareness over strict tool mastery

Liam Hurrel +1 · World Congress 2021

2:13 min

Evaluating Rust for modernizing embedded C firmware

Michael Friedrich Michael Friedrich · World Congress 2026 Europe

Videos

See all

Related articles

See all